summaryrefslogtreecommitdiffstats
path: root/stage1/main.c
Commit message (Collapse)AuthorAgeFilesLines
* stage1: Fix a contention issue on the NVRam that could cause Linux to fail ↵Evan Lojewski2021-06-131-0/+6
| | | | to initialize properly. (#221)
* stage1: Enable most previously disabled init_hw code. (#218)Evan Lojewski2021-05-161-1/+1
|
* stage1: Ensure PciConfig is initialized to enable APE writes from the host. ↵Evan Lojewski2021-05-151-1/+1
| | | | | | (#215) This fixes an issue on FreeBSD that resulted in the following printout: bge1: APE lock 1 request failed! request = 0x8404[0x0002], status = 0x8424[0x0000]
* stage1: Enable 1G advertise on non-APE-controlled ports. (#213)v0.5.41Evan Lojewski2021-02-071-0/+12
|
* stage1: Fix a regression that broke reading NVRam. (#170)v0.4.62Evan Lojewski2020-11-081-1/+1
|
* stage1: Cleanup remaining linting issues (#169)Evan Lojewski2020-11-081-10/+12
|
* stage1: Cleanup trivial linting warnings. (#166)Evan Lojewski2020-11-081-16/+9
|
* build: Enable builds under FreeBSD (#164)Evan Lojewski2020-11-071-2/+0
| | | | | This fixes build related issues when attempting to compile firmware and tools under FreeBSD. Note: Host tools have not been ported for raw register access. Note: The Linux specific ethtool APIs are not available under FreeBSD, and so -t eth is not supported under FreeBSD.
* build: Cleanup various include files. (#163)Evan Lojewski2020-11-071-1/+0
|
* stage1: Report extended VPD information if found. (#139)Evan Lojewski2020-10-111-2/+46
|
* stage1: Add a fixed-location version string and version number. (#118)Evan Lojewski2020-09-261-1/+5
| | | | | | | | Similar to the proprietary firmware, add a version string pointer 8 bytes into the firmware image. Unlike the proprietary firmware, the version number is also stored 12 bytes into the firmware image. This closes GH-114
* stage1: Add initial support for handling VPD. (#119)Evan Lojewski2020-09-261-49/+32
|
* clang-format: Enable additional projects and re-format. (#61)Evan Lojewski2020-03-211-23/+12
|
* build: Add version information to output files. (#52)Evan Lojewski2020-03-011-3/+5
|
* stage1: Debug print via NVM when a reset has occurred. (#36)Evan Lojewski2020-02-231-0/+4
|
* printf: Remove nvm access from the ape as it triggers a race condition when ↵Evan Lojewski2020-02-171-6/+53
| | | | | | the rx cpu is restarted. (#35) Rather than print directly, the APE now using the host debug console only for printf. The RX cpu (function 0 only) uses the debug console and forwards it over SPI when new data is available.
* init: Simplify stage1 init and enable handshaking between stage1 and the APE ↵Evan Lojewski2020-02-081-25/+46
| | | | firmware (#31)
* stage1: remove em100 debug prints - appears to casue issues with the ape in ↵Evan Lojewski2020-01-011-25/+0
| | | | certain cases. (#10)
* stage1: Enable spi printouts when running from the RX CPU. (#9)Evan Lojewski2019-12-281-1/+32
| | | | - Also fix an issue with the linker script that could cause bss initialization to be misaligned.
* MII: Add a device parameter to enable the APE to use different registers ↵Evan Lojewski2019-08-071-2/+6
| | | | based on the channel.
* Cleanup a few clang-analyzer issues.Evan Lojewski2019-06-101-4/+0
|
* Remove extra string.h include.Lojewski, Evan2019-05-111-1/+0
|
* First pass through clang-format.Evan Lojewski2019-05-051-23/+18
|
* Split APE SHM out of the APE register area. Instantiate 4x in the APE, one ↵Evan Lojewski2019-03-231-18/+19
| | | | per functino.
* Update stage1 to perform all required init. Remove stage2 folder.Evan Lojewski2019-03-161-57/+58
|
* Update staage1 to properly crc stage2. Update to report the correct magic.Evan Lojewski2019-02-281-2/+7
|
* Update stage1 code to latest implimentation. Zero out bss during early init.Evan Lojewski2019-02-231-3/+13
|
* Update stage1 to load stage2 and report the status.Evan Lojewski2019-02-231-3/+81
|
* Impliment mii initialization routines for stage 1.Evan Lojewski2019-02-161-0/+11
|
* Update nvrma format to more closely match ortega spec.Evan Lojewski2019-02-111-2/+2
|
* Add an iniital WIP version of stage1 main.Evan Lojewski2019-02-111-0/+56
|
* Rename stage0 to stage1, matching ↵Evan Lojewski2019-02-091-0/+4
https://github.com/hlandau/ortega/blob/master/rtg-spec.md
OpenPOWER on IntegriCloud