summaryrefslogtreecommitdiffstats
path: root/llvm
Commit message (Collapse)AuthorAgeFilesLines
...
* Implement dynamic allocasAnton Korobeynikov2009-07-163-1/+22
| | | | llvm-svn: 75985
* Add jump tablesAnton Korobeynikov2009-07-165-11/+69
| | | | llvm-svn: 75984
* Exapnd br_jt into indirect branch. Provide pattern for indirect branches.Anton Korobeynikov2009-07-162-0/+7
| | | | llvm-svn: 75983
* Implement 64 bit immediatesAnton Korobeynikov2009-07-161-0/+4
| | | | llvm-svn: 75982
* Add rotatesAnton Korobeynikov2009-07-162-1/+24
| | | | llvm-svn: 75981
* Add patterns for integer negateAnton Korobeynikov2009-07-163-0/+30
| | | | llvm-svn: 75980
* Provide proper patterns for and with imm instructions. Tune the tests ↵Anton Korobeynikov2009-07-169-255/+302
| | | | | | accordingly. llvm-svn: 75979
* Add 32 bit and reg-imm and disable invalid patterns for nowAnton Korobeynikov2009-07-168-12/+52
| | | | llvm-svn: 75978
* Add z9 and z10 target processors. Mark z10-only instructions as such.Anton Korobeynikov2009-07-165-21/+36
| | | | llvm-svn: 75977
* Fix MUL64rm instruction asmprintingAnton Korobeynikov2009-07-161-1/+1
| | | | llvm-svn: 75976
* Preliminary asmprinting of globalsAnton Korobeynikov2009-07-164-3/+131
| | | | llvm-svn: 75975
* Implement asmprinting for odd-even regpairsAnton Korobeynikov2009-07-163-9/+29
| | | | llvm-svn: 75974
* 32-bit ri addressing mode has only 12-bit displacementAnton Korobeynikov2009-07-162-5/+101
| | | | llvm-svn: 75973
* Forgot to addAnton Korobeynikov2009-07-161-0/+127
| | | | llvm-svn: 75972
* Do not put bunch of target-specific stuff into common namespaceAnton Korobeynikov2009-07-162-20/+21
| | | | llvm-svn: 75971
* Print signed imms properlyAnton Korobeynikov2009-07-162-18/+39
| | | | llvm-svn: 75970
* Provide hooks for spilling / restoring stuffAnton Korobeynikov2009-07-161-2/+30
| | | | llvm-svn: 75969
* Revert thinkoAnton Korobeynikov2009-07-161-2/+1
| | | | llvm-svn: 75968
* Temporary workaround problem with signed 32-bit imm'sAnton Korobeynikov2009-07-161-1/+2
| | | | llvm-svn: 75967
* Implement InsertBranch() hookAnton Korobeynikov2009-07-161-2/+25
| | | | llvm-svn: 75966
* Pipehole pattern for i32 imm'sAnton Korobeynikov2009-07-161-0/+3
| | | | llvm-svn: 75965
* Bunch of sext_inreg patternsAnton Korobeynikov2009-07-161-0/+14
| | | | llvm-svn: 75964
* Provide normal 32 bit load and storeAnton Korobeynikov2009-07-161-0/+6
| | | | llvm-svn: 75963
* Proper lower 'small' resultsAnton Korobeynikov2009-07-163-4/+33
| | | | llvm-svn: 75962
* Completel forgot about unconditional branchesAnton Korobeynikov2009-07-162-0/+21
| | | | llvm-svn: 75961
* Lower addresses of globalsAnton Korobeynikov2009-07-164-2/+48
| | | | llvm-svn: 75960
* Test (incomplete) for easy mulsAnton Korobeynikov2009-07-161-0/+29
| | | | llvm-svn: 75959
* Provide "wide" muls and divs/remsAnton Korobeynikov2009-07-164-14/+170
| | | | llvm-svn: 75958
* Fix thinkoAnton Korobeynikov2009-07-161-8/+6
| | | | llvm-svn: 75957
* Fix epic bug with invalid regclass for R0DAnton Korobeynikov2009-07-161-1/+1
| | | | llvm-svn: 75956
* Let RegisterInfo decide whether it can emit cross-class copy or notAnton Korobeynikov2009-07-161-4/+5
| | | | llvm-svn: 75955
* More register pairs (now 32 bit ones)Anton Korobeynikov2009-07-161-0/+53
| | | | llvm-svn: 75954
* Add even-odd register pairsAnton Korobeynikov2009-07-161-1/+62
| | | | llvm-svn: 75953
* Unbreak due to mainline api changeAnton Korobeynikov2009-07-161-1/+1
| | | | llvm-svn: 75952
* Preliminary mul loweringAnton Korobeynikov2009-07-162-0/+44
| | | | llvm-svn: 75951
* More extloadsAnton Korobeynikov2009-07-162-0/+23
| | | | llvm-svn: 75950
* Tests for cmp / br_cc / select_ccAnton Korobeynikov2009-07-165-0/+570
| | | | llvm-svn: 75949
* SELECT_CC loweringAnton Korobeynikov2009-07-165-1/+155
| | | | llvm-svn: 75948
* Conditional branches and comparisonsAnton Korobeynikov2009-07-164-3/+228
| | | | llvm-svn: 75947
* Emit correct offset for PseudoSourceValueAnton Korobeynikov2009-07-161-6/+8
| | | | llvm-svn: 75946
* Provide proper stack offsets for outgoing argumentsAnton Korobeynikov2009-07-164-8/+17
| | | | llvm-svn: 75945
* Change register allocation order to reduce amount of callee-saved regs to be ↵Anton Korobeynikov2009-07-161-18/+98
| | | | | | spilled. llvm-svn: 75944
* Emit callee-saved regs spills / restoresAnton Korobeynikov2009-07-168-38/+190
| | | | llvm-svn: 75943
* Scan for presence of calls and determine max callframe size early. To allow ↵Anton Korobeynikov2009-07-162-25/+37
| | | | | | ProcessFunctionBeforeCalleeSaveScan() use this information llvm-svn: 75942
* Some preliminary call loweringAnton Korobeynikov2009-07-169-11/+331
| | | | llvm-svn: 75941
* Prologue / epilogue emissionAnton Korobeynikov2009-07-163-3/+92
| | | | llvm-svn: 75940
* Add simple frame index eliminationAnton Korobeynikov2009-07-165-2/+70
| | | | llvm-svn: 75939
* Provide proper test :)Anton Korobeynikov2009-07-161-10/+9
| | | | llvm-svn: 75938
* Swap the order of imm and idx field for rri addrmode in order to make ↵Anton Korobeynikov2009-07-163-11/+11
| | | | | | handling of rri and ri addrmodes common llvm-svn: 75937
* Do not truncate sign bits for negative immsAnton Korobeynikov2009-07-162-21/+23
| | | | llvm-svn: 75936
OpenPOWER on IntegriCloud