summaryrefslogtreecommitdiffstats
path: root/llvm
diff options
context:
space:
mode:
authorAnton Korobeynikov <asl@math.spbu.ru>2009-07-16 13:55:51 +0000
committerAnton Korobeynikov <asl@math.spbu.ru>2009-07-16 13:55:51 +0000
commit4ee0acd326c2e9e05db9144008b5aa6362941b51 (patch)
treed7305fce6b1a3eed1b3984d75da45df68987f8ae /llvm
parent12996eabbdd7fbbd1338d5fbb81e1213458610fd (diff)
downloadbcm5719-llvm-4ee0acd326c2e9e05db9144008b5aa6362941b51.tar.gz
bcm5719-llvm-4ee0acd326c2e9e05db9144008b5aa6362941b51.zip
Fix epic bug with invalid regclass for R0D
llvm-svn: 75956
Diffstat (limited to 'llvm')
-rw-r--r--llvm/lib/Target/SystemZ/SystemZRegisterInfo.td2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/SystemZ/SystemZRegisterInfo.td b/llvm/lib/Target/SystemZ/SystemZRegisterInfo.td
index e047150d6a7..bdff54262f9 100644
--- a/llvm/lib/Target/SystemZ/SystemZRegisterInfo.td
+++ b/llvm/lib/Target/SystemZ/SystemZRegisterInfo.td
@@ -144,7 +144,7 @@ def : SubRegSet<5, [R0P, R2P, R4P, R6P, R8P, R10P, R12P, R14P],
/// Register classes
def GR32 : RegisterClass<"SystemZ", [i32], 32,
// Volatile registers
- [R0D, R1W, R2W, R3W, R4W, R5W, R6W, R7W, R8W, R9W, R10W, R12W, R13W,
+ [R0W, R1W, R2W, R3W, R4W, R5W, R6W, R7W, R8W, R9W, R10W, R12W, R13W,
// Frame pointer, sometimes allocable
R11W,
// Volatile, but not allocable
OpenPOWER on IntegriCloud