summaryrefslogtreecommitdiffstats
path: root/llvm/utils/TableGen/FixedLenDecoderEmitter.h
Commit message (Collapse)AuthorAgeFilesLines
* Write llvm-tblgen backends as functions instead of sub-classes.Jakob Stoklund Olesen2012-06-111-79/+0
| | | | | | | | | The TableGenBackend base class doesn't do much, and will be removed completely soon. Patch by Sean Silva! llvm-svn: 158311
* Const-correct the FixedLenDecoderEmitter. Pass a few things by const ↵Craig Topper2012-03-161-4/+4
| | | | | | reference instead of value to avoid some copying. llvm-svn: 152899
* Remove unused field from FixedLenDecoderEmitter. Move NumberedInstructions ↵Craig Topper2012-03-131-4/+1
| | | | | | declaration from class to run method since its only used there and was being reinitialized anyway. llvm-svn: 152616
* Nuke a bit of dead code.Jim Grosbach2012-03-051-2/+0
| | | | llvm-svn: 152067
* Tidy up. 80 columns.Jim Grosbach2012-02-291-1/+2
| | | | llvm-svn: 151764
* Move TableGen's parser and entry point into a libraryPeter Collingbourne2011-10-011-1/+1
| | | | | | This is the first step towards splitting LLVM and Clang's tblgen executables. llvm-svn: 140951
* Second of a three-patch series aiming to fix MSR/MRS on Cortex-M. This adds ↵James Molloy2011-09-071-0/+3
| | | | | | predicate checking to the Disassembler. llvm-svn: 139250
* Allow the MCDisassembler to return a "soft fail" status code, indicating an ↵Owen Anderson2011-08-171-3/+13
| | | | | | | | instruction that is disassemblable, but invalid. Only used for ARM UNPREDICTABLE instructions at the moment. Patch by James Molloy. llvm-svn: 137830
* Enhance the fixed-length decoder emitter to support parsing scattered fields.Owen Anderson2011-07-281-4/+20
| | | | llvm-svn: 136405
* Enhance the FixedLengthDecoder to be able to generate plausible-looking ↵Owen Anderson2011-07-191-2/+0
| | | | | | decoders for ARM. llvm-svn: 135524
* Add FixedLenDecoderEmitter, the skeleton of a new disassembler emitter for ↵Owen Anderson2011-02-181-0/+56
fixed-length instruction encodings. A major part of its (eventual) goal is to support a much cleaner separation between disassembly callbacks provided by the target and the disassembler emitter itself, i.e. not requiring hardcoding of knowledge in tblgen like the existing disassembly emitters do. The hope is that some day this will allow us to replace the existing non-Thumb ARM disassembler and remove some of the hacks the old one introduced to tblgen. llvm-svn: 125966
OpenPOWER on IntegriCloud