summaryrefslogtreecommitdiffstats
path: root/llvm/test
Commit message (Collapse)AuthorAgeFilesLines
* Implement .equ directive as a synonym to .set.Roman Divacky2010-10-281-0/+5
| | | | llvm-svn: 117553
* Testcase for PR8494 (invalid bitcode crashing the bitcode reader).Duncan Sands2010-10-282-0/+2
| | | | llvm-svn: 117552
* Implement R_X86_64_DTPOFF32.Rafael Espindola2010-10-281-0/+7
| | | | llvm-svn: 117548
* Implement TLSLD.Rafael Espindola2010-10-281-0/+7
| | | | llvm-svn: 117547
* Implement DTPOFF.Rafael Espindola2010-10-281-0/+9
| | | | llvm-svn: 117546
* Implement TLSLDM.Rafael Espindola2010-10-281-0/+7
| | | | llvm-svn: 117544
* Implement VK_GOTNTPOFF and switch RelocNeedsGOT to use VariantKind.Rafael Espindola2010-10-281-0/+9
| | | | llvm-svn: 117543
* Re-commit 117518 and 117519 now that ARM MC test failures are out of the way.Evan Cheng2010-10-287-8/+8
| | | | llvm-svn: 117531
* Disable most of the ARM vfp / NEON MC tests. These are too fragile to be useful.Evan Cheng2010-10-2816-0/+30
| | | | | | | I'll work with Jim, Owen, and Bill on an alternative testing strategy until the assembly parser is available. llvm-svn: 117530
* test/Transforms/SimplifyLibCalls/floor.ll: Mark as XFAIL:win32 due to lack ↵NAKAMURA Takumi2010-10-281-0/+2
| | | | | | of nearbyintf on MSVC. [PR8466] llvm-svn: 117529
* Revert 117518 and 117519 for now. They changed scheduling and cause MC tests ↵Evan Cheng2010-10-287-8/+8
| | | | | | to fail. Ugh. llvm-svn: 117520
* - Assign load / store with shifter op address modes the right itinerary classes.Evan Cheng2010-10-287-8/+8
| | | | | | | | | | - For now, loads of [r, r] addressing mode is the same as the [r, r lsl/lsr/asr #] variants. ARMBaseInstrInfo::getOperandLatency() should identify the former case and reduce the output latency by 1. - Also identify [r, r << 2] case. This special form of shifter addressing mode is "free". llvm-svn: 117519
* Fix pastos in handling of AVX cvttsd2si, PR8491.Dale Johannesen2010-10-282-2/+2
| | | | | | | Bruno, please review, but I'm pretty sure this is right. Patch by Alex Mac! llvm-svn: 117514
* Add correct NEON encodings for vtbl and vtbx.Owen Anderson2010-10-281-0/+102
| | | | llvm-svn: 117513
* Add correct NEON encodings for vext, vtrn, vuzp, and vzip.Owen Anderson2010-10-271-0/+213
| | | | llvm-svn: 117512
* Teach InstCombine not to use Add and Neg on FP. PR 8490.Dale Johannesen2010-10-271-0/+20
| | | | llvm-svn: 117510
* Shifter ops are not always free. Do not fold them (especially to formEvan Cheng2010-10-271-9/+63
| | | | | | | complex load / store addressing mode) when they have higher cost and when they have more than one use. llvm-svn: 117509
* Tests for NEON encoding of vrev.Owen Anderson2010-10-271-0/+85
| | | | llvm-svn: 117502
* Provide correct encodings for NEON vcvt, which has its own special immediate ↵Owen Anderson2010-10-271-0/+122
| | | | | | | | encoding for specifying fractional bits for fixed point conversions. llvm-svn: 117501
* Provide correct encodings for the get_lane and set_lane variants of vmov.Owen Anderson2010-10-271-1/+125
| | | | llvm-svn: 117495
* Add support for R_386_TLS_GD, R_386_TLS_LE_32, R_386_TLS_IE and R_386_TLS_LE.Rafael Espindola2010-10-271-0/+32
| | | | llvm-svn: 117494
* Added the x86 instruction ud2b (2nd official undefined instruction).Kevin Enderby2010-10-271-0/+4
| | | | llvm-svn: 117485
* SelectionDAG shuffle nodes do not allow operands with different numbers ofBob Wilson2010-10-271-0/+18
| | | | | | | | | | | | | | | | | | | elements than the result vector type. So, when an instruction like: %8 = shufflevector <2 x float> %4, <2 x float> %7, <4 x i32> <i32 1, i32 0, i32 3, i32 2> is translated to a DAG, each operand is changed to a concat_vectors node that appends 2 undef elements. That is: shuffle [a,b], [c,d] is changed to: shuffle [a,b,u,u], [c,d,u,u] That's probably the right thing for x86 but for NEON, we'd much rather have: shuffle [a,b,c,d], undef Teach the DAG combiner how to do that transformation for ARM. Radar 8597007. llvm-svn: 117482
* Implement R_X86_64_GOTTPOFF, R_X86_64_TLSGD and R_X86_64_TPOFF32.Rafael Espindola2010-10-271-7/+28
| | | | llvm-svn: 117481
* Provide correct NEON encodings for vdup.Owen Anderson2010-10-271-0/+115
| | | | llvm-svn: 117475
* Set default type and flags for .init and .fini.Rafael Espindola2010-10-271-0/+28
| | | | llvm-svn: 117471
* Tests for NEON encoding of vmovl, vmovn, vqmovn, and vqmovun.Owen Anderson2010-10-271-0/+138
| | | | llvm-svn: 117469
* Tests for NEON encoding of vcls, vclz, and vcnt.Owen Anderson2010-10-271-0/+118
| | | | llvm-svn: 117466
* Tests for NEON encoding of vneg and vqneg.Owen Anderson2010-10-271-0/+107
| | | | llvm-svn: 117463
* Produce an error for an invalid use of .symver.Rafael Espindola2010-10-271-0/+7
| | | | llvm-svn: 117462
* Tests for NEON encoding of vabs and vqabs.Owen Anderson2010-10-271-0/+117
| | | | llvm-svn: 117460
* Add correct NEON encodings for vsli and vsri.Owen Anderson2010-10-271-0/+138
| | | | llvm-svn: 117459
* Add correct NEON encodings for vsra and vrsra.Owen Anderson2010-10-271-0/+309
| | | | llvm-svn: 117458
* Symbols defined as the difference of other two end up in the ABS section.Rafael Espindola2010-10-271-0/+16
| | | | llvm-svn: 117451
* Add support for the .symver directive. This is really ugly, but most of it isRafael Espindola2010-10-271-0/+142
| | | | | | contained in the ELF object writer. llvm-svn: 117448
* Yet another tweak to X86 instructions to add ud2a as an alias to ud2Kevin Enderby2010-10-271-0/+4
| | | | | | (still to add ud2b). llvm-svn: 117435
* Another tweak to X86 instructions to add the missing flex instruction (withoutKevin Enderby2010-10-271-0/+8
| | | | | | the wait prefix). llvm-svn: 117434
* Tweaks to X86 instructions to allow the 'w' suffix in places it makesKevin Enderby2010-10-271-0/+48
| | | | | | | | | sense, when the instruction takes the 16-bit ax register or m16 memory location. These changes to llvm-mc matches what the darwin assembler allows for these instructions. Done differently than in r117031 that caused a valgrind error which was later reverted. llvm-svn: 117433
* Added some aliases to the fcomip and fucompi Intel instructions. So that llvm-mcKevin Enderby2010-10-271-0/+24
| | | | | | | will accept versions that the darwin assembler allows. Forms ending in "pi" and forms without all the operands. llvm-svn: 117427
* Add correct NEON encodings for vqshl, vqshrn, vqshrun, vqrshl, vqshrn, and ↵Owen Anderson2010-10-261-0/+623
| | | | | | vqrshrun. llvm-svn: 117411
* Correct NEON encodings for vshrn, vrshl, vrshr, vrshrn.Owen Anderson2010-10-261-0/+348
| | | | llvm-svn: 117402
* FileCheck'izeJim Grosbach2010-10-261-2/+3
| | | | llvm-svn: 117401
* Add tests for NEON encoding of vshll.Owen Anderson2010-10-261-0/+83
| | | | llvm-svn: 117399
* Tests for NEON encoding of vshr.Owen Anderson2010-10-261-0/+128
| | | | llvm-svn: 117396
* Provide correct NEON encodings for vshl, register and immediate forms.Owen Anderson2010-10-261-0/+136
| | | | llvm-svn: 117394
* Add support for .ident.Rafael Espindola2010-10-261-0/+17
| | | | llvm-svn: 117389
* Tests for NEON encoding of vrecpe, vrecps, vrsqrte, and vsqrts.Owen Anderson2010-10-261-0/+119
| | | | llvm-svn: 117385
* Tests for NEON encodings of vpmin and vpmax.Owen Anderson2010-10-261-0/+146
| | | | llvm-svn: 117382
* Add correct NEON encoding for vpadal.Owen Anderson2010-10-261-0/+124
| | | | llvm-svn: 117380
* Tests for NEON encoding of vpadd and vpaddl.Owen Anderson2010-10-261-0/+155
| | | | llvm-svn: 117377
OpenPOWER on IntegriCloud