summaryrefslogtreecommitdiffstats
path: root/llvm/test/tools/llvm-mca/X86/cpus.s
Commit message (Expand)AuthorAgeFilesLines
* [X86] AMD Znver2 (Rome) Scheduler enablementGanesh Gopalasubramanian2020-01-101-0/+6
* [NFC][MCA][X86] Add baseline test coverage for AMD Barcelona (aka K10, fam10h)Roman Lebedev2019-06-151-0/+6
* [X86] AMD Piledriver (BdVer2): major cleanup (mainly inverse throughput)Roman Lebedev2019-05-091-1/+1
* AMD BdVer2 (Piledriver) Initial Scheduler modelRoman Lebedev2018-10-271-2/+2
* [NFC][X86] Baseline tests for AMD BdVer2 (Piledriver) Scheduler modelRoman Lebedev2018-10-271-0/+6
* [utils] Ensure that update_mca_test_checks.py writes prefixes in alphabetical...Greg Bedwell2018-10-041-15/+15
* [llvm-mca] Add fields "Total uOps" and "uOps Per Cycle" to the report generat...Andrea Di Biagio2018-08-291-14/+41
* [llvm-mca] Make sure not to end the test files with an empty line.Roman Lebedev2018-06-041-1/+0
* [UpdateTestChecks] Improved update_mca_test_checks block analysisGreg Bedwell2018-05-241-59/+27
* [llvm-mca] Removed an empty line generated by the timeline view. NFC.Andrea Di Biagio2018-05-211-0/+1
* [llvm-mca] Increase the default number of iterations to 100.Andrea Di Biagio2018-04-101-23/+69
* [llvm-mca] LLVM Machine Code Analyzer.Andrea Di Biagio2018-03-081-0/+27
OpenPOWER on IntegriCloud