summaryrefslogtreecommitdiffstats
path: root/llvm/test/tools/llvm-mca/X86/BtVer2/zero-idioms.s
Commit message (Expand)AuthorAgeFilesLines
* [MCA] Show aggregate over Average Wait times for the whole snippet (PR43219)Roman Lebedev2019-10-101-0/+1
* [X86][Btver2] PSUBS/PSUBUS instructions are zero-idiomsSimon Pilgrim2018-09-281-148/+148
* [X86][Btver2] Add zero-idiom tests for PSUBS/PSUBUS instructionsSimon Pilgrim2018-09-281-88/+172
* [llvm-mca] Add fields "Total uOps" and "uOps Per Cycle" to the report generat...Andrea Di Biagio2018-08-291-1/+4
* [llvm-mca] Use a different character to flag instructions with side-effects i...Andrea Di Biagio2018-07-111-1/+1
* [X86][BtVer2][MCA][NFC] Add CMPEQ dependency-breaking one-idioms testsRoman Lebedev2018-07-041-0/+3
* [X86][BtVer2] Add support for all SUB/XOR 32/64 scalar instructions that shou...Simon Pilgrim2018-06-081-127/+127
* [X86][BtVer2] Remove SBB tests that were accidentally added in rL334296Simon Pilgrim2018-06-081-130/+120
* [X86][BtVer2] Add tests for scalar SUB/XOR instructions that should match the...Simon Pilgrim2018-06-081-119/+143
* [X86][BtVer2] Limit zero idiom tests to a single iteration.Simon Pilgrim2018-06-081-216/+109
* [X86][BtVer2] Add support for all vector instructions that should match the d...Simon Pilgrim2018-06-061-288/+300
* [X86][BtVer2] Add tests for all vector instructions that should match the dep...Simon Pilgrim2018-06-061-66/+348
* [CodeGen] assume max/default throughput for unspecified instructionsSanjay Patel2018-06-051-9/+9
* [llvm-mca] Correctly update the CyclesLeft of a register read in the presence...Andrea Di Biagio2018-06-051-1/+0
* [RFC][patch 3/3] Add support for variant scheduling classes in llvm-mca.Andrea Di Biagio2018-06-041-0/+153
OpenPOWER on IntegriCloud