summaryrefslogtreecommitdiffstats
path: root/llvm/test/Transforms/LoopVectorize
Commit message (Expand)AuthorAgeFilesLines
* Check bool attribute value in getOptionalBoolLoopAttribute.Alina Sbirlea2019-01-291-0/+95
* [ValueTracking] Look through casts when determining non-nullnessJohannes Doerfert2019-01-262-63/+63
* [CostModel][X86] Add explicit vector select costsSimon Pilgrim2019-01-202-55/+82
* [LoopVectorizer] give more advice in remark about failure to vectorize callSanjay Patel2019-01-121-0/+52
* [LAA] Avoid generating RT checks for known deps preventing vectorization.Florian Hahn2018-12-201-2/+4
* Introduce llvm.loop.parallel_accesses and llvm.access.group metadata.Michael Kruse2018-12-207-62/+74
* [LAA] Introduce enum for vectorization safety status (NFC).Florian Hahn2018-12-181-0/+40
* [LoopVectorize] auto-generate complete checks; NFCSanjay Patel2018-12-181-9/+132
* [Unroll/UnrollAndJam/Vectorizer/Distribute] Add followup loop attributes.Michael Kruse2018-12-126-17/+117
* Reapply "[DemandedBits][BDCE] Support vectors of integers"Nikita Popov2018-12-071-0/+20
* Revert r347934 "[SCEV] Guard movement of insertion point for loop-invariants"David L. Jones2018-12-051-65/+0
* [X86][LoopVectorize] Replace -mcpu=skylake-avx512 with -mattr=avx512f in some...Craig Topper2018-12-013-3/+3
* Add a new reduction pattern matchRenato Golin2018-11-301-0/+821
* [SCEV] Guard movement of insertion point for loop-invariantsWarren Ristow2018-11-301-0/+65
* Revert "[LICM] Enable control flow hoisting by default" and "[LICM] Reapply r...Martin Storsjo2018-11-291-11/+9
* [LICM] Enable control flow hoisting by defaultJohn Brawn2018-11-281-9/+11
* Revert unapproved commitJoel Jones2018-11-241-1077/+0
* [AArch64] Enable libm vectorized functions via SLEEFJoel Jones2018-11-241-0/+1077
* Revert "[LICM] Make LICM able to hoist phis"Benjamin Kramer2018-11-191-11/+9
* [LV] Avoid vectorizing unsafe dependencies in uniform addressAnna Thomas2018-11-191-0/+42
* [LICM] Make LICM able to hoist phisJohn Brawn2018-11-191-9/+11
* [CostModel] Add more realistic SK_InsertSubvector generic costs.Simon Pilgrim2018-11-121-55/+58
* [VectorUtils] add funnel-shifts to the list of vectorizable intrinsicsSanjay Patel2018-11-121-2/+2
* [LoopVectorize] add tests for funnel shifts; NFCSanjay Patel2018-11-121-0/+52
* [SystemZ] Rework getInterleavedMemoryOpCost()Jonas Paulsson2018-11-021-0/+149
* [LV] Avoid vectorizing loops under opt for size that involve SCEV checksAyal Zaks2018-11-022-0/+114
* [LV] Support vectorization of interleave-groups that require an epilog underDorit Nuzman2018-10-311-70/+235
* [LoopVectorizer] Fix for cost values of memory accesses.Jonas Paulsson2018-10-302-0/+55
* Revert r344172: [LV] Add a new reduction pattern matchRenato Golin2018-10-271-666/+0
* [CostModel][X86] Add realistic vXi64 uitofp vXf64 costsSimon Pilgrim2018-10-251-2/+3
* [LV] Don't have fold-tail under optsize invalidate interleave-groups whenDorit Nuzman2018-10-241-0/+387
* [InstCombine] use 'match' to handle vectors and simplify codeSanjay Patel2018-10-231-2/+1
* [IAI,LV] Avoid creating a scalar epilogue due to gaps in interleave-groups when Dorit Nuzman2018-10-221-2/+112
* [LoopVectorize] Loop vectorization for minimum and maximumThomas Lively2018-10-191-0/+56
* [LV] Fold tail by masking to vectorize loops of arbitrary trip count under op...Ayal Zaks2018-10-183-22/+282
* [LV] Teach vectorizer about variant value store into uniform addressAnna Thomas2018-10-163-12/+470
* [LV] Add test checks when vectorizing loops under opt for size; NFCAyal Zaks2018-10-163-19/+253
* recommit 344472 after fixing build failure on ARM and PPC.Dorit Nuzman2018-10-143-0/+387
* revert 344472 due to failures.Dorit Nuzman2018-10-143-387/+0
* [IAI,LV] Add support for vectorizing predicated strided accesses using maskedDorit Nuzman2018-10-143-0/+387
* [InstCombine] reverse 'trunc X to <N x i1>' canonicalization; 2nd trySanjay Patel2018-10-101-176/+160
* revert r344082: [InstCombine] reverse 'trunc X to <N x i1>' canonicalizationSanjay Patel2018-10-101-160/+176
* [LV] Add a new reduction pattern matchRenato Golin2018-10-101-0/+666
* [LV] Move test for r343954 into x86 subdirectoryJustin Bogner2018-10-091-0/+0
* [InstCombine] reverse 'trunc X to <N x i1>' canonicalizationSanjay Patel2018-10-091-176/+160
* [LV] Do not create SCEVs on broken IR in emitTransformedIndex. PR39160Max Kazantsev2018-10-084-19/+112
* [IAI,LV] Avoid creating interleave-groups for predicated accesseDorit Nuzman2018-10-072-0/+102
* [LV][LAA] Vectorize loop invariant values stored into loop invariant addressAnna Thomas2018-09-253-1/+396
* [Loop Vectorizer] Abandon vectorization when no integer IV foundWarren Ristow2018-09-212-0/+54
* [VPlan] Implement initial vector code generation support for simple outer loops.Hideki Saito2018-09-142-0/+194
OpenPOWER on IntegriCloud