summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/Sparc
Commit message (Expand)AuthorAgeFilesLines
* Sparc: silently ignore .proc assembler directiveDouglas Katzman2016-03-281-0/+4
* This change adds co-processor condition branching and conditional traps to th...Chris Dewhurst2016-03-094-6/+638
* Addition of tests to previous check-in. Tests for coprocessor register usage ...Chris Dewhurst2016-02-271-0/+72
* The patch adds missing registers and instructions to complete all the registe...Chris Dewhurst2016-02-272-11/+22
* Reverting breaking change. Sorry.Chris Dewhurst2016-02-261-19/+11
* Reviewed at reviews.llvm.org/D17133Chris Dewhurst2016-02-261-11/+19
* [SPARC] Repair floating-point condition encodings in assembly parser.James Y Knight2016-02-102-0/+25
* Update test to take into account for r251271.David Majnemer2015-10-261-1/+1
* [SPARCv9] Add support for the rdpr/wrpr instructions.Joerg Sonnenberger2015-10-041-0/+183
* Fix relocation used for GOT references in non-PIC mode. Fix relocationsJoerg Sonnenberger2015-10-011-11/+33
* [SPARC] Add mulscc.Joerg Sonnenberger2015-09-171-0/+6
* [SPARC] Both GNU and Solaris as support eq as condition code for integer ops.Joerg Sonnenberger2015-09-161-0/+4
* [SPARC] Recognize st/stx operations with %fsr argument too.Joerg Sonnenberger2015-09-162-0/+16
* Fix CHECK directives that weren't checking.Hans Wennborg2015-08-311-5/+5
* [Sparc]: correct the 'set' synthetic instructionDouglas Katzman2015-08-202-2/+78
* [Sparc]: asm-only support for the ldstub instruction.Douglas Katzman2015-08-191-0/+9
* [SPARC] Enable writing to floating-point-state register.Douglas Katzman2015-08-192-0/+16
* Map %fprs to %asr6 in the Sparc assembler parser.Joerg Sonnenberger2015-08-191-0/+6
* Load/store instructions for floating points with address space require SparcV9.Joerg Sonnenberger2015-08-182-22/+40
* [SPARC]: recognize '.' as the start of an assembler expression.Douglas Katzman2015-08-171-0/+7
* Add lduw and lwua aliases for SPARCv9.Joerg Sonnenberger2015-08-101-0/+17
* Load/store for float registers from/to alternate space.Joerg Sonnenberger2015-08-101-0/+29
* Add support for the signx instrution alias of SPARCv9.Joerg Sonnenberger2015-08-101-0/+9
* [Sparc] Implement i64 load/store support for 32-bit sparc.James Y Knight2015-08-101-0/+18
* [SPARC] Don't compare arch name as a string, use the enum instead.Douglas Katzman2015-08-061-1/+4
* [Sparc] Fix disassembly of popc instruction.James Y Knight2015-08-051-0/+5
* [Sparc] Add more instruction aliases.James Y Knight2015-07-062-3/+131
* [Sparc] Add support for flush instruction.James Y Knight2015-07-061-0/+10
* Revert r240302 ("Bring r240130 back.").Daniel Jasper2015-06-231-2/+2
* Bring r240130 back.Rafael Espindola2015-06-221-2/+2
* Revert 240130, it caused crashes (repro in PR23900).Nico Weber2015-06-191-2/+2
* Make all temporary symbols unnamed.Rafael Espindola2015-06-191-2/+2
* [SPARC] Repair GOT references to internal symbols.James Y Knight2015-06-181-3/+12
* [llvm-mc] The object form of the GNU triple should be the same as the string ...Daniel Sanders2015-06-161-2/+2
* Sparc: support the "set" synthetic instruction.James Y Knight2015-05-181-0/+17
* Sparc: Support PSR, TBR, WIM read/write instructions.James Y Knight2015-05-181-0/+18
* Sparc: Add the "alternate address space" load/store instructions.James Y Knight2015-05-183-8/+29
* Add support for the Sparc implementation-defined "ASR" registers.James Y Knight2015-05-181-0/+17
* [Sparc] Repair fixups in little endian mode.James Y Knight2015-05-011-0/+18
* Make Sparc assembler accept parenthesized constant expressions.Douglas Katzman2015-04-291-0/+6
* Sparc: Prefer reg+reg address encoding when only one register used.James Y Knight2015-04-292-11/+11
* Sparc: Add alternate aliases for conditional branch instructions.James Y Knight2015-04-281-0/+24
* Reduce verbiage of lit.local.cfg filesAlp Toker2014-06-091-2/+1
* TableGen: fix operand counting for aliasesTim Northover2014-05-162-8/+8
* [Sparc] Add trap on integer condition codes (Ticc) instructions to Sparc back...Venkatraman Govindaraju2014-03-021-0/+7
* [Sparc] Add return/rett instruction to Sparc backend.Venkatraman Govindaraju2014-03-022-0/+5
* [Sparc] Add fcmpe* instructions to Sparc backend.Venkatraman Govindaraju2014-03-022-0/+21
* [Sparc] Add VIS instructions to sparc backend.Venkatraman Govindaraju2014-03-021-0/+4
* [SparcV9] Adds support for branch on integer register instructions (BPr) and ...Venkatraman Govindaraju2014-03-021-0/+78
* [Sparc] Add support for parsing branches and conditional move instructions wi...Venkatraman Govindaraju2014-03-021-42/+67
OpenPOWER on IntegriCloud