summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/Sparc
diff options
context:
space:
mode:
authorJoerg Sonnenberger <joerg@bec.de>2015-08-10 22:32:25 +0000
committerJoerg Sonnenberger <joerg@bec.de>2015-08-10 22:32:25 +0000
commit6dce129051d849509727fdb953416a5c0fdbdc7c (patch)
tree4c392e7b84a8f05ed965096324237a194e8349a7 /llvm/test/MC/Sparc
parent2793e7218c39205375a8120a488904d8162f998b (diff)
downloadbcm5719-llvm-6dce129051d849509727fdb953416a5c0fdbdc7c.tar.gz
bcm5719-llvm-6dce129051d849509727fdb953416a5c0fdbdc7c.zip
Add support for the signx instrution alias of SPARCv9.
llvm-svn: 244519
Diffstat (limited to 'llvm/test/MC/Sparc')
-rw-r--r--llvm/test/MC/Sparc/sparcv9-instructions.s9
1 files changed, 9 insertions, 0 deletions
diff --git a/llvm/test/MC/Sparc/sparcv9-instructions.s b/llvm/test/MC/Sparc/sparcv9-instructions.s
index e2cb87e0630..6125469b8e8 100644
--- a/llvm/test/MC/Sparc/sparcv9-instructions.s
+++ b/llvm/test/MC/Sparc/sparcv9-instructions.s
@@ -26,3 +26,12 @@
! V9: popc %g1, %g2 ! encoding: [0x85,0x70,0x00,0x01]
popc %g1, %g2
+
+ ! V8: error: instruction requires a CPU feature not currently enabled
+ ! V8-NEXT: signx %g1, %g2
+ ! V9: sra %g1, %g0, %g2 ! encoding: [0x85,0x38,0x40,0x00]
+ signx %g1, %g2
+ ! V8: error: instruction requires a CPU feature not currently enabled
+ ! V8-NEXT: signx %g1
+ ! V9: sra %g1, %g0, %g1 ! encoding: [0x83,0x38,0x40,0x00]
+ signx %g1
OpenPOWER on IntegriCloud