Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | [RISCV] Add pseudo instruction for calls with explicit register | Lewis Revill | 2019-06-26 | 1 | -0/+1 |
* | [RISCV] Support "call" pseudoinstruction in the MC layer | Shiva Chen | 2018-04-25 | 1 | -0/+11 |
![]() |
index : bcm5719-llvm | |
Project Ortega BCM5719 LLVM | Raptor Computing Systems |
summaryrefslogtreecommitdiffstats |
Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | [RISCV] Add pseudo instruction for calls with explicit register | Lewis Revill | 2019-06-26 | 1 | -0/+1 |
* | [RISCV] Support "call" pseudoinstruction in the MC layer | Shiva Chen | 2018-04-25 | 1 | -0/+11 |
![]() |