summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/Disassembler/Mips/micromips32r3
Commit message (Expand)AuthorAgeFilesLines
* [mips] Fix decoding of microMIPS JALX instructionSimon Atanasyan2019-09-092-0/+2
* [mips] Correct the predicates of arithmetic and logic instructions.Simon Dardis2018-05-302-4/+4
* [mips] Correct the predicates for a number of instructions.Simon Dardis2018-05-292-4/+4
* [mips] Add disassembly support for comparison instructionsSimon Dardis2018-05-151-0/+32
* [mips] Fix predicates of mfc1, mtc1 instructionsSimon Dardis2018-05-154-0/+16
* [mips] Fix the predicates of round, ceiling, floor and trunc.Simon Dardis2018-05-142-0/+20
* [mips] Correct the predicates of indexed floating point stores and loads.Simon Dardis2018-05-142-0/+4
* [mips] Enable disassembly of fused (negative) multiply add/sub instructionsSimon Dardis2018-05-112-0/+16
* [mips] Correct the predicates of cvt.fmt.fmt instructionsSimon Dardis2018-05-102-0/+4
* [mips] Move conditional moves out of isCodeGenOnlySimon Dardis2018-05-092-0/+16
* [mips] Fix the definition of sync, synciSimon Dardis2018-04-251-0/+2
* [mips] Correct the predicates for special nops, tlb ctrl instrs, software bre...Simon Dardis2018-04-122-0/+8
* [mips] Fix the definitions of the EVA instructionsSimon Dardis2018-03-132-2/+2
* [mips] Define certain instructions in microMIPS32r3Stefan Maksimovic2018-02-084-0/+48
* [mips] Properly select abs and sqrt instructionsStefan Maksimovic2018-01-234-0/+22
* [mips] Add movep for microMIPS32R6 and fix microMIPS32r3 versionSimon Dardis2017-11-062-0/+2
* [mips] Fix (dis)assembly of abs.fmt for micromipsSimon Dardis2017-10-262-0/+4
* [mips][micromips] Fix (dis)assembly of bc1(t|f)Simon Dardis2017-10-162-0/+4
* Recommit: "[mips] Add rsqrt, recip for MIPS"Simon Dardis2016-10-052-0/+8
* Revert "[mips] Add rsqrt, recip for MIPS"Simon Dardis2016-10-052-8/+0
* [mips] Add rsqrt, recip for MIPSSimon Dardis2016-09-272-0/+8
* [mips][microMIPS] Implement BLTZC, BLEZC, BGEZC and BGTZC instructions, fix d...Hrvoje Varga2016-08-222-24/+24
* [mips][microMIPS] Implement CFC1, CFC2, CTC1 and CTC2 instructionsHrvoje Varga2016-08-041-0/+4
* [mips][microMIPS] Implement LDC1, SDC1, LDC2, SDC2, LWC1, SWC1, LWC2 and SWC2...Zlatko Buljan2016-07-112-0/+12
* [mips][microMIPS] Add CodeGen support for AND*, OR16, OR*, XOR*, NOT16 and NO...Zlatko Buljan2016-06-152-4/+0
* [mips][microMIPS] Add CodeGen support for microMIPSr6 ROTR and ROTRV and add ...Zlatko Buljan2016-05-042-0/+4
* [mips][microMIPS] Revert commit r266977Zlatko Buljan2016-04-252-4/+0
* [mips][microMIPS] Implement LL, SC, MOVEP, ROTR, ROTRV and SYSCALL instructio...Zlatko Buljan2016-04-212-0/+4
* [mips][microMIPS] Implement LLE and SCE instructionsHrvoje Varga2015-10-152-0/+4
* [mips][microMIPS] Implement LWLE, LWRE, SWLE and SWRE instructionsHrvoje Varga2015-10-152-0/+8
* [mips][disassembler] Changed CHECK-EB directives to CHECK so div/divu are tes...Daniel Sanders2015-10-061-2/+2
* [mips][disassembler] Merged disassembler tests into the corresponding ISA/ASE...Daniel Sanders2015-10-062-0/+370
* [mips][microMIPS] Fix an invalid read for lwm32 and reserved reglist values.Daniel Sanders2015-09-181-0/+4
OpenPOWER on IntegriCloud