summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86/bitcast-and-setcc-512.ll
Commit message (Expand)AuthorAgeFilesLines
* [X86][AVX] Push sign extensions of comparison bool results through bitops (PR...Simon Pilgrim2019-10-051-61/+63
* [X86] Pass v32i16/v64i8 in zmm registers on KNL target.Craig Topper2019-08-301-21/+29
* [X86][SSE] SimplifyDemandedBitsForTargetNode - Add initial PACKSS supportSimon Pilgrim2019-04-071-3/+0
* [DAGCombiner] allow hoisting vector bitwise logic ahead of truncatesSanjay Patel2018-12-161-29/+23
* [SelectionDAG][ARM][X86] Teach PromoteIntRes_SETCC to do a better job picking...Craig Topper2018-03-151-60/+103
* [X86] Add a custom legalization for (i16 (bitcast v16i1)) and (i32 (bitcast v...Craig Topper2018-02-261-784/+38
* Followup on Proposal to move MIR physical register namespace to '$' sigil.Puyan Lotfi2018-01-311-18/+18
* [X86] Legalize v32i1 without BWI via splitting to v16i1 rather than the defau...Craig Topper2018-01-231-60/+41
* [SelectionDAG] Fix codegen of vector stores with non byte-sized elements.Jonas Paulsson2018-01-201-570/+722
* [SelectionDAG][X86] Improve legalization of v32i1 CONCAT_VECTORS of v16i1 for...Craig Topper2017-12-141-267/+9
* [SelectionDAG] When legalizing the result type of CONCAT_VECTORS, take into a...Craig Topper2017-12-141-38/+14
* [CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register.Francis Visoiu Mistrih2017-12-071-18/+18
* [CodeGen] Unify MBB reference format in both MIR and debug outputFrancis Visoiu Mistrih2017-12-041-28/+28
* [CodeGen] Print register names in lowercase in both MIR and debug outputFrancis Visoiu Mistrih2017-11-281-18/+18
* Revert "Correct dwarf unwind information in function epilogue for X86"Reid Kleckner2017-11-081-4/+0
* Reland "Correct dwarf unwind information in function epilogue for X86"Petar Jovanovic2017-11-071-0/+4
* Revert "Correct dwarf unwind information in function epilogue for X86"Petar Jovanovic2017-11-011-4/+0
* Correct dwarf unwind information in function epilogue for X86Petar Jovanovic2017-11-011-0/+4
* [X86][AVX512] Regenerate tests to remove retl/retq regexSimon Pilgrim2017-10-311-28/+28
* [SelectionDAG] Support 'bit preserving' floating points bitcasts on computeKn...Simon Pilgrim2017-10-281-50/+30
* [X86] truncateVectorCompareWithPACKSS - use PACKSSDW/PACKSSWB instead of just...Simon Pilgrim2017-10-241-45/+29
* [X86][SSE] Regenerate bitcast-and-setcc testsSimon Pilgrim2017-10-231-28/+28
* [MC] Suppress .Lcfi labels when emitting textual assemblyReid Kleckner2017-10-101-12/+0
* [X86][SSE] Add support for lowering v8i16 binary shuffles to PACKSS/PACKUSSimon Pilgrim2017-10-041-15/+7
* [X86][SSE] Add support for lowering unary shuffles to PACKSS/PACKUSSimon Pilgrim2017-10-041-19/+18
* [X86][SSE] Add support for lowering shuffles to PACKSS/PACKUSSimon Pilgrim2017-10-031-38/+23
* [SelectionDAG] Add BITCAST handling to ComputeNumSignBits for splatted sign b...Simon Pilgrim2017-09-181-184/+95
* Fix line endings. NFCI.Simon Pilgrim2017-09-141-1678/+1678
* [X86][SSE] Add support for X86ISD::PACKSS to ComputeNumSignBitsForTargetNodeSimon Pilgrim2017-09-111-1690/+1678
* [X86] SET0 to use XMM registers where possible PR26018 PR32862Dinar Temirbulatov2017-07-271-1/+1
* [X86][SSE] Add pre-AVX2 support for (i32 bitcast(v32i1)) -> 2xMOVMSKSimon Pilgrim2017-07-211-222/+44
* [X86][SSE] Fix file check prefix warning breaking buildbotsSimon Pilgrim2017-07-121-2/+2
* [X86][SSE] Add 512-bit (iX bitcast(vXi1)) test casesSimon Pilgrim2017-07-121-0/+1868
OpenPOWER on IntegriCloud