summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/RISCV/wide-mem.ll
Commit message (Expand)AuthorAgeFilesLines
* [RISCV] Separate base from offset in lowerGlobalAddressSameer AbuAsal2018-05-171-4/+4
* [RISCV] Peephole optimisation for load/store of global values or constant add...Alex Bradbury2018-03-191-6/+2
* [RISCV] Implement frame pointer eliminationAlex Bradbury2018-01-181-14/+0
* [RISCV] Enable emission of alias instructions by defaultAlex Bradbury2017-12-151-3/+3
* [RISCV] Implement prolog and epilog insertionAlex Bradbury2017-12-111-0/+14
* [CodeGen] Unify MBB reference format in both MIR and debug outputFrancis Visoiu Mistrih2017-12-041-2/+2
* [RISCV] Codegen support for memory operations on global addressesAlex Bradbury2017-11-081-0/+18
* [RISCV] Codegen support for memory operationsAlex Bradbury2017-11-081-0/+16
OpenPOWER on IntegriCloud