summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/RISCV/float-mem.ll
Commit message (Expand)AuthorAgeFilesLines
* [RISCV] Switch to the Machine SchedulerLuis Marques2019-09-171-43/+41
* Revert Patch from PhabricatorLuis Marques2019-09-171-41/+43
* Patch from PhabricatorLuis Marques2019-09-171-43/+41
* [RISCV] Only mark fp as reserved if the function has a dedicated frame pointerAlex Bradbury2019-03-131-8/+8
* [RISCV] Add RV64F codegen supportAlex Bradbury2019-01-311-0/+76
* [RISCV] Separate base from offset in lowerGlobalAddressSameer AbuAsal2018-05-171-3/+3
* [RISCV] Expand function call to "call" pseudoinstructionShiva Chen2018-04-251-6/+2
* [RISCV] Add tests missed from r327979Alex Bradbury2018-03-211-0/+53
* [RISCV] Add codegen for RV32F floating point load/storeAlex Bradbury2018-03-201-0/+84
OpenPOWER on IntegriCloud