| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Reapply: [RISCV] Set isAsCheapAsAMove for ADDI, ORI, XORI, LUI | Ana Pazos | 2019-01-25 | 1 | -64/+50 |
| * | [RISCV] Custom-legalise 32-bit variable shifts on RV64 | Alex Bradbury | 2019-01-25 | 1 | -40/+40 |
| * | [RISCV] Add codegen support for RV64A | Alex Bradbury | 2019-01-17 | 1 | -0/+712 |
| * | [RISCV][NFC] Add CHECK lines for atomic operations on RV64I | Alex Bradbury | 2019-01-11 | 1 | -0/+522 |
| * | [RISCV] Implement codegen for cmpxchg on RV32IA | Alex Bradbury | 2018-11-29 | 1 | -0/+769 |
| * | [RISCV] Regenerate several tests now enableMultipleCopyHints is enabled by de... | Alex Bradbury | 2018-10-05 | 1 | -21/+21 |
| * | [RISCV] Codegen support for atomic operations on RV32I | Alex Bradbury | 2018-06-13 | 1 | -0/+720 |

