summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/RISCV/atomic-cmpxchg.ll
Commit message (Expand)AuthorAgeFilesLines
* [LegalizeTypes][RISCV] Correctly sign-extend comparison for ATOMIC_CMP_XCHGAlex Bradbury2020-06-251-0/+10
* [RISCV] Switch to the Machine SchedulerLuis Marques2019-09-171-636/+654
* Revert Patch from PhabricatorLuis Marques2019-09-171-654/+636
* Patch from PhabricatorLuis Marques2019-09-171-636/+654
* [RISCV][NFC] Add nounwind attribute to functions missing it in test/CodeGen/R...Alex Bradbury2019-05-161-40/+40
* Reapply: [RISCV] Set isAsCheapAsAMove for ADDI, ORI, XORI, LUIAna Pazos2019-01-251-64/+50
* [RISCV] Custom-legalise 32-bit variable shifts on RV64Alex Bradbury2019-01-251-40/+40
* [RISCV] Add codegen support for RV64AAlex Bradbury2019-01-171-0/+712
* [RISCV][NFC] Add CHECK lines for atomic operations on RV64IAlex Bradbury2019-01-111-0/+522
* [RISCV] Implement codegen for cmpxchg on RV32IAAlex Bradbury2018-11-291-0/+769
* [RISCV] Regenerate several tests now enableMultipleCopyHints is enabled by de...Alex Bradbury2018-10-051-21/+21
* [RISCV] Codegen support for atomic operations on RV32IAlex Bradbury2018-06-131-0/+720
OpenPOWER on IntegriCloud