summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/PowerPC/zext-and-cmp.ll
Commit message (Collapse)AuthorAgeFilesLines
* [NFC][PowerPC] Consolidate testing of common linkage symbolsJinsong Ji2019-09-201-1/+1
| | | | | | | Add a new file to test the code gen for common linkage symbol. Remove common linkage in some other testcases to avoid distraction. llvm-svn: 372426
* [PowerPC] Relax the checking on AND/AND8 in isSignOrZeroExtended.Sean Fertile2017-11-291-0/+33
Separate the handling of AND/AND8 out from PHI/OR/ISEL checking. The reasoning is the others need all their operands to be sign/zero extended for their output to also be sign/zero extended. This is true for AND and sign-extension, but for zero-extension we only need at least one of the input operands to be zero extended for the result to also be zero extended. Differential Revision: https://reviews.llvm.org/D39078 llvm-svn: 319289
OpenPOWER on IntegriCloud