summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/PowerPC/ppc64-cyclecounter.ll
Commit message (Collapse)AuthorAgeFilesLines
* Adding -verify-machineinstrs option to PowerPC testsEhsan Amiri2016-08-031-1/+1
| | | | | | | | | | | Currently we have a number of tests that fail with -verify-machineinstrs. To detect this cases earlier we add the option to the testcases with the exception of tests that will currently fail with this option. PR 27456 keeps track of this failures. No code review, as discussed with Hal Finkel. llvm-svn: 277624
* MFTB on PPC64 should really be encoded using MFSPR.Hal Finkel2012-08-061-1/+1
| | | | | | | | | | | The MFTB instruction itself is being phased out, and its functionality is provided by MFSPR. According to the ISA docs, using MFSPR works on all known chips except for the 601 (which did not have a timebase register anyway) and the POWER3. Thanks to Adhemerval Zanella for pointing this out! llvm-svn: 161346
* Add readcyclecounter lowering on PPC64.Hal Finkel2012-08-041-0/+15
On PPC64, this can be done with a simple TableGen pattern. To enable this, I've added the (otherwise missing) readcyclecounter SDNode definition to TargetSelectionDAG.td. llvm-svn: 161302
OpenPOWER on IntegriCloud