Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | recommit:[PowerPC] Eliminate loads/swap feeding swap/store for vector type ↵ | Zi Xuan Wu | 2019-08-01 | 1 | -82/+23 |
| | | | | | | | | | | | | by using big-endian load/store In PowerPC, there is instruction to load vector in big endian element order when it's in little endian target. So we can combine vector load + reverse into big endian load to eliminate the swap instruction. Also combine vector reverse + store into big endian store. Differential Revision: https://reviews.llvm.org/D65063 llvm-svn: 367516 | ||||
* | revert r367382 because buildbot failure | Zi Xuan Wu | 2019-07-31 | 1 | -31/+122 |
| | | | | llvm-svn: 367388 | ||||
* | [PowerPC] Eliminate loads/swap feeding swap/store for vector type by using ↵ | Zi Xuan Wu | 2019-07-31 | 1 | -122/+31 |
| | | | | | | | | | | big-endian load/store In PowerPC, there is instruction to load vector in big endian element order when it's in little endian target. So we can combine vector load + reverse into big endian load to eliminate the swap instruction. Also combine vector reverse + store into big endian store. llvm-svn: 367382 | ||||
* | [NFC][PowerPC] Add test case for D65063 | Zi Xuan Wu | 2019-07-30 | 1 | -0/+851 |
llvm-svn: 367283 |