summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/Mips/micromips-atomic.ll
Commit message (Collapse)AuthorAgeFilesLines
* [mips] Fix atomic operations at O0, v3Aleksandar Beserminji2018-07-051-9/+16
| | | | | | | | | | | | | | | | | | | | | | | Similar to PR/25526, fast-regalloc introduces spills at the end of basic blocks. When this occurs in between an ll and sc, the stores can cause the atomic sequence to fail. This patch fixes the issue by introducing more pseudos to represent atomic operations and moving their lowering to after the expansion of postRA pseudos. This version addresses issues with the initial implementation and covers all atomic operations. This resolves PR/32020. Thanks to James Cowgill for reporting the issue! Patch By: Simon Dardis Differential Revision: https://reviews.llvm.org/D31287 llvm-svn: 336328
* [mips][microMIPS] This patch implements functionality in MIPS delay slotJozef Kolek2014-11-211-1/+1
| | | | | | | | | | | filler such as if delay slot filler have to put NOP instruction into the delay slot of microMIPS BEQ or BNE instruction which uses the register $0, then instead of emitting NOP this instruction is replaced by the corresponding microMIPS compact branch instruction, i.e. BEQZC or BNEZC. Differential Revision: http://reviews.llvm.org/D3566 llvm-svn: 222580
* Fixed operand of SC microMIPS instruction.Zoran Jovanovic2014-02-281-0/+18
llvm-svn: 202526
OpenPOWER on IntegriCloud