summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/Mips/instverify
Commit message (Expand)AuthorAgeFilesLines
* [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir...Guillaume Chatelet2019-09-1124-24/+24
* Rename ExpandISelPseudo->FinalizeISel, delay register reservationMatt Arsenault2019-06-1924-24/+24
* Followup on Proposal to move MIR physical register namespace to '$' sigil.Puyan Lotfi2018-01-3124-126/+126
* Reland "[mips] Fix the target specific instruction verifier"Simon Dardis2017-12-1824-24/+73
* Revert "[mips] Fix the target specific instruction verifier"Simon Dardis2017-12-1824-73/+24
* [mips] Fix the target specific instruction verifierSimon Dardis2017-12-1824-24/+73
* [mips] Pick the right variant of DINS upfront and enable target instruction v...Simon Dardis2017-09-1423-0/+1142
OpenPOWER on IntegriCloud