summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM
Commit message (Expand)AuthorAgeFilesLines
* [ARM GlobalISel] Select extensions to < 32 bitsDiana Picus2019-05-022-0/+646
* [ARM GlobalISel] Rename some inst selector tests. NFCDiana Picus2019-05-022-45/+45
* [ARM GlobalISel] Legalize extensions to < 32 bitsDiana Picus2019-05-021-9/+131
* [llvm-readobj] Change -t to --symbols in tests. NFCFangrui Song2019-05-011-1/+1
* [llvm-readobj] Change -long-option to --long-option in tests. NFCFangrui Song2019-05-019-40/+40
* [ARM GlobalISel] Widen small shift operandsDiana Picus2019-04-301-0/+121
* [ARM GlobalISel] Be more careful about bailing outDiana Picus2019-04-301-0/+14
* Fix additional cases of more that two dashes for options in tests.Don Hinton2019-04-291-2/+2
* [DAG] Refactor DAGCombiner::ReassociateOpsBjorn Pettersson2019-04-293-30/+30
* [ARM] Add bitcast/extract_subvec. of fp16 vectorsDiogo N. Sampaio2019-04-292-2/+722
* [ARM] Add v4f16 and v8f16 types to the CallingConvDiogo N. Sampaio2019-04-291-0/+226
* [AsmPrinter] refactor to support %c w/ GlobalAddress'Nick Desaulniers2019-04-261-0/+9
* [ARM][FIX] Add missing f16.lane.vldN/vstN loweringDiogo N. Sampaio2019-04-231-0/+112
* [AsmPrinter] defer %c to base class for ARM, PPC, and Hexagon. NFCNick Desaulniers2019-04-171-0/+17
* [ARM] tighten test checks; NFCSanjay Patel2019-04-171-12/+12
* [ARM] make test checks more thorough; NFCSanjay Patel2019-04-171-4/+16
* Re-commit r357452: SimplifyCFG SinkCommonCodeFromPredecessors: Also sink func...Hans Wennborg2019-04-161-2/+2
* [GlobalISel] Enable CSE in the IRTranslator & legalizer for -O0 with constant...Amara Emerson2019-04-154-26/+12
* [DAGCombiner] narrow shuffle of concatenated vectorsSanjay Patel2019-04-122-17/+15
* Revert rL357745: [SelectionDAG] Compute known bits of CopyFromRegDavid Green2019-04-101-4/+4
* [ARM] [FIX] Add missing f16 vector operations loweringDiogo N. Sampaio2019-04-101-0/+36
* [ARM GlobalISel] Select G_FCONSTANT for VFP3Diana Picus2019-04-101-12/+16
* [ARM GlobalISel] Select G_FCONSTANT into poolsDiana Picus2019-04-101-0/+135
* [ARM GlobalISel] Map G_FCONSTANTDiana Picus2019-04-101-0/+39
* [GlobalISel][AArch64] Allow CallLowering to handle types which are normallyAmara Emerson2019-04-091-1/+1
* [SelectionDAG] Add fcmp UNDEF handling to SelectionDAG::FoldSetCCSimon Pilgrim2019-04-053-100/+112
* [SelectionDAG] Compute known bits of CopyFromRegPiotr Sobczak2019-04-051-4/+4
* [ARM GlobalISel] Support DBG_VALUEDiana Picus2019-04-042-0/+113
* Revert r357452 - 'SimplifyCFG SinkCommonCodeFromPredecessors: Also sink funct...David L. Jones2019-04-041-2/+2
* [DAGCombiner] loosen restrictions for moving shuffles after vector binopSanjay Patel2019-04-032-10/+10
* SimplifyCFG SinkCommonCodeFromPredecessors: Also sink function calls without ...Hans Wennborg2019-04-021-2/+2
* [ARM] Optimize expressions like "return x != 0;" for Thumb1.Eli Friedman2019-04-021-2/+46
* [ARM] Don't try to create "push {r12, lr}" in Thumb1 at -Oz.Eli Friedman2019-04-011-22/+26
* [ARM] Regenerate execute-only float comparison testsSimon Pilgrim2019-03-291-25/+63
* [DAGCombine] Prune unnused nodes.Nirav Dave2019-03-292-8/+5
* [ARM] Regenerate vector comparison testsSimon Pilgrim2019-03-293-152/+544
* [ARM GlobalISel] Run regbankselect test for Thumb. NFCIDiana Picus2019-03-281-1/+2
* [ARM GlobalISel] Fix G_STORE with s1Diana Picus2019-03-282-7/+44
* [ARM GlobalISel] Fix selection of G_SELECTDiana Picus2019-03-283-6/+6
* Revert r356996 "[DAG] Avoid smart constructor-based dangling nodes."Nirav Dave2019-03-273-3/+5
* [ARM] Don't confuse the scheduler for very large VLDMDIA etc.Eli Friedman2019-03-271-0/+31
* [DAG] Avoid smart constructor-based dangling nodes.Nirav Dave2019-03-263-5/+3
* [ARM GlobalISel] 64-bit memops should be alignedDiana Picus2019-03-252-31/+89
* [ARM] Don't form "ands" when it isn't scheduled correctly.Eli Friedman2019-03-221-0/+54
* [AArch64, ARM] Add support for Exynos M5Evandro Menezes2019-03-221-0/+28
* [ARM] Eliminate redundant "mov rN, sp" instructions in Thumb1.Eli Friedman2019-03-201-2/+2
* RegAllocFast: Remove early selection loop, the spill calculation will report ...Matt Arsenault2019-03-192-1036/+1036
* [ARM] Add MachineVerifier logic for some Thumb1 instructions.Eli Friedman2019-03-151-0/+22
* [ARM] Remove EarlyCSE from backendSam Parker2019-03-152-7/+2
* [ARM] Remove icmp undef from reduced testsSimon Pilgrim2019-03-152-10/+13
OpenPOWER on IntegriCloud