summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM/atomic-load-store.ll
Commit message (Expand)AuthorAgeFilesLines
* [opaque pointer type] Add textual IR support for explicit type parameter to l...David Blaikie2015-02-271-4/+4
* Restore "[ARM, Fix] Fix emitLeading/TrailingFence on old ARM processors"Robin Morisset2014-09-181-0/+23
* Revert "[ARM, Fix] Fix emitLeading/TrailingFence on old ARM processors"Robin Morisset2014-09-171-23/+0
* [ARM, Fix] Fix emitLeading/TrailingFence on old ARM processorsRobin Morisset2014-09-171-0/+23
* SelectionDAG: skip barriers for unordered atomic operationsTim Northover2014-05-301-12/+25
* Fix broken CHECK lines.Benjamin Kramer2014-01-111-1/+1
* [ARM] Constrain some register classes in EmitAtomicBinary64 so thatJoey Gouly2013-08-221-1/+1
* ARM: relax the atomic release barrier to "dmb ishst" on SwiftTim Northover2013-07-031-6/+6
* Revert r185339 (ARM: relax the atomic release barrier to "dmb ishst")Tim Northover2013-07-011-40/+6
* ARM: relax the atomic release barrier to "dmb ishst"Tim Northover2013-07-011-6/+40
* Add missing case to switch statement - DAGTypeLegalizer::ExpandIntegerResultLang Hames2013-06-281-0/+15
* Some additional tests for Thumb atomic load and store (which I somehow forgot...Eli Friedman2011-09-191-0/+15
* Some legalization fixes for atomic load and store.Eli Friedman2011-09-151-0/+9
* Relax the MemOperands on atomics a bit. Fixes -verify-machineinstrs failures...Eli Friedman2011-09-071-1/+1
* Don't fast-isel for atomic load/store; some cases require extra handling miss...Eli Friedman2011-09-021-0/+1
* Atomic load/store on ARM/Thumb.Eli Friedman2011-08-261-0/+31
OpenPOWER on IntegriCloud