summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM/O3-pipeline.ll
Commit message (Expand)AuthorAgeFilesLines
* [CodeGen] Move fentry-insert, xray-instrumentation and patchable-function bef...Fangrui Song2020-01-241-3/+3
* [ARM][MVE] Enable masked gathers from vector of pointersAnna Welker2020-01-081-0/+1
* [ARM][MVE] VPT Blocks: findVCMPToFoldIntoVPSSjoerd Meijer2020-01-071-0/+1
* Revert "[ARM][MVE] findVCMPToFoldIntoVPS. NFC."Sjoerd Meijer2019-12-131-1/+0
* [ARM][MVE] findVCMPToFoldIntoVPS. NFC.Sjoerd Meijer2019-12-121-0/+1
* [PGO][PGSO] Instrument the code gen / target passes.Hiroshi Yamauchi2019-12-091-0/+7
* Revert "[PGO][PGSO] Instrument the code gen / target passes."Hiroshi Yamauchi2019-12-061-7/+0
* [PGO][PGSO] Instrument the code gen / target passes.Hiroshi Yamauchi2019-12-061-0/+7
* Fix for buildbotsSam Parker2019-12-031-1/+1
* [CodeGen] Move ARMCodegenPrepare to TypePromotionSam Parker2019-12-031-1/+1
* [ARM][ReachingDefs] RDA in LoLoopsSam Parker2019-11-261-0/+1
* [Scheduling][ARM] Consistently enable PostRA Machine schedulingDavid Green2019-11-051-0/+1
* Recommit "[HardwareLoops] Optimisation remarks"Sjoerd Meijer2019-11-051-0/+3
* Revert "[HardwareLoops] Optimisation remarks"Sjoerd Meijer2019-10-161-3/+0
* [HardwareLoops] Optimisation remarksSjoerd Meijer2019-10-161-0/+3
* Reapply r374743 with a fix for the ocaml bindingJoerg Sonnenberger2019-10-141-0/+1
* Revert "Add a pass to lower is.constant and objectsize intrinsics"Dmitri Gribenko2019-10-141-1/+0
* Add a pass to lower is.constant and objectsize intrinsicsJoerg Sonnenberger2019-10-131-0/+1
* Add a missing pass in ARM O3 pipelineJakub Kuderski2019-10-011-0/+1
* [Dominators][CodeGen] Don't mark MachineDominatorTree as preserved in Machine...Jakub Kuderski2019-10-011-0/+1
* [ARM] Fixup pipeline test. NFCDavid Green2019-09-171-0/+1
* [ARM] LE support in ConstantIslandsSam Parker2019-09-171-1/+1
* Revert "Reland "r364412 [ExpandMemCmp][MergeICmps] Move passes out of CodeGen...Dmitri Gribenko2019-09-101-0/+4
* Reland "r364412 [ExpandMemCmp][MergeICmps] Move passes out of CodeGen into op...Clement Courbet2019-09-101-4/+0
* [ARM] Fix for buildbotSam Parker2019-09-061-0/+3
* [ARM][ParallelDSP] Change search for mulsSam Parker2019-08-281-2/+1
* Revert r367389 (and follow-up r368404); it caused PR43073.Nico Weber2019-08-211-1/+2
* [ARM][ParallelDSP] Convert to function passSam Parker2019-07-311-2/+1
* [MachineCSE][MachinePRE] Avoid hoisting code from code regions into hot BBs.Kai Luo2019-07-191-1/+1
* Revert "r364412 [ExpandMemCmp][MergeICmps] Move passes out of CodeGen into op...Clement Courbet2019-06-261-0/+4
* [ExpandMemCmp][MergeICmps] Move passes out of CodeGen into opt pipeline.Clement Courbet2019-06-261-4/+0
* [ARM] DLS/LE low-overhead loop code generationSam Parker2019-06-251-0/+7
* Rename ExpandISelPseudo->FinalizeISel, delay register reservationMatt Arsenault2019-06-191-1/+1
* [ARM] MVE VPT Block PassSjoerd Meijer2019-06-141-0/+1
* Follow up of r361810: test case fix attempt for Windows builderSjoerd Meijer2019-05-281-1/+1
* [ARM] Use CHECK-NEXT in CodeGen/ARM/O3-pipeline.ll. NFC.Sjoerd Meijer2019-05-281-145/+145
* [ARM] Remove EarlyCSE from backendSam Parker2019-03-151-1/+0
* [ARM] Run ARMParallelDSP in the IRPasses phaseSam Parker2019-03-141-0/+150
OpenPOWER on IntegriCloud