summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AMDGPU/r600-export-fix.ll
Commit message (Collapse)AuthorAgeFilesLines
* [AMDGPU] Automatically generate various tests. NFCAmaury Sechet2019-08-231-10/+41
| | | | llvm-svn: 369787
* [DAG] Remove isVectorClearMaskLegal() check from vector_build dagcombineMichael Kuperstein2016-09-281-2/+2
| | | | | | | | | | | | This check currently doesn't seem to do anything useful on any in-tree target: On non-x86, it always evaluates to false, so we never hit the code path that creates the shuffle with zero. On x86, it just forwards to isShuffleMaskLegal(), which is a reasonable thing to query in general, but doesn't make sense if only restricted to zero blends. Differential Revision: https://reviews.llvm.org/D24625 llvm-svn: 282567
* AMDGPU: Fix TargetPrefix for remaining r600 intrinsicsMatt Arsenault2016-07-151-9/+9
| | | | llvm-svn: 275619
* AMDGPU: Add a shader calling conventionNicolai Haehnle2016-04-061-3/+1
| | | | | | | | | | | This makes it possible to distinguish between mesa shaders and other kernels even in the presence of compute shaders. Patch By: Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl> Differential Revision: http://reviews.llvm.org/D18559 llvm-svn: 265589
* R600 -> AMDGPU renameTom Stellard2015-06-131-0/+142
llvm-svn: 239657
OpenPOWER on IntegriCloud