summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AMDGPU/r600-export-fix.ll
diff options
context:
space:
mode:
authorMichael Kuperstein <mkuper@google.com>2016-09-28 06:13:58 +0000
committerMichael Kuperstein <mkuper@google.com>2016-09-28 06:13:58 +0000
commit3e06eafc2089f4c8ebca4ce632a29161d3a15df1 (patch)
tree12b9029f88a476142ce85a4b3733690c5a4f1668 /llvm/test/CodeGen/AMDGPU/r600-export-fix.ll
parent536ff0dd2f3b5c27de5c2ad0bd19ab424aae9f09 (diff)
downloadbcm5719-llvm-3e06eafc2089f4c8ebca4ce632a29161d3a15df1.tar.gz
bcm5719-llvm-3e06eafc2089f4c8ebca4ce632a29161d3a15df1.zip
[DAG] Remove isVectorClearMaskLegal() check from vector_build dagcombine
This check currently doesn't seem to do anything useful on any in-tree target: On non-x86, it always evaluates to false, so we never hit the code path that creates the shuffle with zero. On x86, it just forwards to isShuffleMaskLegal(), which is a reasonable thing to query in general, but doesn't make sense if only restricted to zero blends. Differential Revision: https://reviews.llvm.org/D24625 llvm-svn: 282567
Diffstat (limited to 'llvm/test/CodeGen/AMDGPU/r600-export-fix.ll')
-rw-r--r--llvm/test/CodeGen/AMDGPU/r600-export-fix.ll4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/test/CodeGen/AMDGPU/r600-export-fix.ll b/llvm/test/CodeGen/AMDGPU/r600-export-fix.ll
index 7d86f9e3b3f..665feeb678b 100644
--- a/llvm/test/CodeGen/AMDGPU/r600-export-fix.ll
+++ b/llvm/test/CodeGen/AMDGPU/r600-export-fix.ll
@@ -3,9 +3,9 @@
;CHECK: EXPORT T{{[0-9]}}.XYZW
;CHECK: EXPORT T{{[0-9]}}.0000
;CHECK: EXPORT T{{[0-9]}}.0000
-;CHECK: EXPORT T{{[0-9]}}.0XYZ
+;CHECK: EXPORT T{{[0-9]}}.0YZW
;CHECK: EXPORT T{{[0-9]}}.XYZW
-;CHECK: EXPORT T{{[0-9]}}.YZ00
+;CHECK: EXPORT T{{[0-9]}}.XY00
;CHECK: EXPORT T{{[0-9]}}.0000
;CHECK: EXPORT T{{[0-9]}}.0000
OpenPOWER on IntegriCloud