summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AMDGPU/hazard.mir
Commit message (Expand)AuthorAgeFilesLines
* [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir...Guillaume Chatelet2019-09-111-2/+2
* [AMDGPU] Add support for immediate operand for S_ENDPGMDavid Stuttard2019-03-121-3/+3
* [AMDGPU] Prevent sequences of non-instructions disrupting GCNHazardRecognizer...Carl Ritson2018-09-101-0/+67
* Followup on Proposal to move MIR physical register namespace to '$' sigil.Puyan Lotfi2018-01-311-16/+16
* [MIR] Repurposing '$' sigil used by external symbols. Replacing with '&'.Puyan Lotfi2018-01-101-1/+1
* AMDGPU: Make worst-case assumption about the wait states in inline assemblyNicolai Haehnle2017-09-061-0/+29
* AMDGPU: IMPLICIT_DEFs and DBG_VALUEs do not contribute to wait statesNicolai Haehnle2017-09-011-0/+31
OpenPOWER on IntegriCloud