summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AMDGPU/captured-frame-index.ll
Commit message (Expand)AuthorAgeFilesLines
* Revert "RegScavenging: Add scavengeRegisterBackwards()"Matthias Braun2016-08-191-2/+2
* RegScavenging: Add scavengeRegisterBackwards()Matthias Braun2016-08-181-2/+2
* Revert "RegScavenging: Add scavengeRegisterBackwards()"Matthias Braun2016-07-201-2/+2
* RegScavenging: Add scavengeRegisterBackwards()Matthias Braun2016-07-191-2/+2
* AMDGPU: Move subtarget feature checks into passesMatt Arsenault2016-06-271-1/+1
* AMDGPU/SI: Enable the post-ra schedulerTom Stellard2016-04-301-7/+7
* AMDGPU/SI: Assembler: Unify parsing/printing of operands.Nikolay Haustov2016-04-291-3/+3
* RegisterPressure: Fix default lanemask for missing regunit intervalsMatthias Braun2016-04-291-3/+3
* Add IntrWrite[Arg]Mem intrinsic propertyNicolai Haehnle2016-04-191-4/+4
* AMDGPU: Enable LocalStackSlotAllocation passMatt Arsenault2016-04-161-19/+68
* AMDGPU: add llvm.amdgcn.buffer.load/store intrinsicsNicolai Haehnle2016-04-121-3/+3
* AMDGPU/SI: Enable lanemask tracking in mischedTom Stellard2016-03-301-4/+2
* AMDGPU: Insert moves of frame index to value operandsMatt Arsenault2016-03-231-0/+119
OpenPOWER on IntegriCloud