summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AMDGPU/callee-frame-setup.ll
Commit message (Expand)AuthorAgeFilesLines
* AMDGPU: Increase default stack alignmentMatt Arsenault2018-03-291-2/+2
* AMDGPU: Fix not preserving CSR VGPR if used for SGPR spillsMatt Arsenault2018-03-271-0/+31
* [AMDGPU] added writelane intrinsicTim Renouf2018-02-281-1/+1
* [AMDGPU] Switch to the new addr space mapping by defaultYaxun Liu2018-02-021-4/+4
* [CodeGen] Unify MBB reference format in both MIR and debug outputFrancis Visoiu Mistrih2017-12-041-4/+4
* AMDGPU: Remove error on calls for amdgcnMatt Arsenault2017-08-031-2/+2
* AMDGPU: Fix clobbering CSR VGPRs when spilling SGPR to itMatt Arsenault2017-08-021-5/+18
* AMDGPU: Initial implementation of callsMatt Arsenault2017-08-011-1/+57
* AMDGPU: Setup SP/FP in callee function prolog/epilogMatt Arsenault2017-06-261-0/+27
OpenPOWER on IntegriCloud