summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AMDGPU/buffer-intrinsics-mmo-offsets.ll
Commit message (Expand)AuthorAgeFilesLines
* Revert "Revert "[MIR] Target specific MIR formating and parsing""Daniel Sanders2020-01-081-100/+100
* Revert "[MIR] Target specific MIR formating and parsing"Nico Weber2020-01-081-100/+100
* [MIR] Target specific MIR formating and parsingPeng Guo2020-01-081-100/+100
* Revert "[MIR] Target specific MIR formating and parsing"Daniel Sanders2020-01-081-100/+100
* [MIR] Target specific MIR formating and parsingPeng Guo2020-01-081-100/+100
* AMDGPU: Relax 32-bit SGPR register classMatt Arsenault2019-10-181-23/+23
* [AMDGPU] Come back patch for the 'Assign register class for cross block value...Alexander Timofeev2019-10-141-16/+16
* AMDGPU: Use SGPR_128 instead of SReg_128 for vregsMatt Arsenault2019-10-101-1/+1
* AMDGPU: Add offsets to MMO when lowering buffer intrinsicsTom Stellard2019-10-081-0/+414
OpenPOWER on IntegriCloud