summaryrefslogtreecommitdiffstats
path: root/llvm/lib
Commit message (Collapse)AuthorAgeFilesLines
...
* Remove redundand register moveAnton Korobeynikov2009-07-162-21/+15
| | | | llvm-svn: 76004
* Properly handle divides. As a bonus - implement memory versions of them.Anton Korobeynikov2009-07-164-62/+245
| | | | llvm-svn: 76003
* Fix epic fail: full-width muls are not commutable. This unbreaks bunch of ↵Anton Korobeynikov2009-07-161-2/+1
| | | | | | stuff from SingleSource/Benchmarks/Stanford llvm-svn: 76002
* 32 bit rotate is not twoaddr instructionAnton Korobeynikov2009-07-161-2/+1
| | | | llvm-svn: 76001
* 32 bit shifts have only 12 bit displacementsAnton Korobeynikov2009-07-163-5/+15
| | | | llvm-svn: 76000
* Add proper register aliasesAnton Korobeynikov2009-07-162-20/+24
| | | | llvm-svn: 75999
* Properly generate stack frameAnton Korobeynikov2009-07-161-5/+5
| | | | llvm-svn: 75998
* Unbreak indirect branchesAnton Korobeynikov2009-07-161-1/+1
| | | | llvm-svn: 75997
* UnbreakAnton Korobeynikov2009-07-161-24/+1
| | | | llvm-svn: 75996
* Do not forget to save R15 when we allocate stack frameAnton Korobeynikov2009-07-161-1/+2
| | | | llvm-svn: 75995
* All calls clobbers R14Anton Korobeynikov2009-07-161-3/+3
| | | | llvm-svn: 75994
* Unbreak calls to vararg functionsAnton Korobeynikov2009-07-161-3/+1
| | | | llvm-svn: 75993
* Stupid typoAnton Korobeynikov2009-07-161-1/+1
| | | | llvm-svn: 75992
* TyposAnton Korobeynikov2009-07-161-2/+2
| | | | llvm-svn: 75991
* Consolidate reg-imm / reg-reg-imm address mode selection logic in one place.Anton Korobeynikov2009-07-164-169/+140
| | | | llvm-svn: 75990
* Fix fallout from 12-bit stuff landing: decide whether 20 bit displacements ↵Anton Korobeynikov2009-07-164-5/+56
| | | | | | are needed during elimination of frame indexes. llvm-svn: 75989
* Add support for 12 bit displacementsAnton Korobeynikov2009-07-163-109/+221
| | | | llvm-svn: 75988
* We already have reserved call frame regardless whether variable sized frame ↵Anton Korobeynikov2009-07-162-16/+1
| | | | | | objects were present or not llvm-svn: 75987
* Emit proper lowering of load from arg stack slotAnton Korobeynikov2009-07-161-10/+6
| | | | llvm-svn: 75986
* Implement dynamic allocasAnton Korobeynikov2009-07-162-1/+8
| | | | llvm-svn: 75985
* Add jump tablesAnton Korobeynikov2009-07-164-11/+30
| | | | llvm-svn: 75984
* Exapnd br_jt into indirect branch. Provide pattern for indirect branches.Anton Korobeynikov2009-07-162-0/+7
| | | | llvm-svn: 75983
* Implement 64 bit immediatesAnton Korobeynikov2009-07-161-0/+4
| | | | llvm-svn: 75982
* Add rotatesAnton Korobeynikov2009-07-161-1/+11
| | | | llvm-svn: 75981
* Add patterns for integer negateAnton Korobeynikov2009-07-161-0/+15
| | | | llvm-svn: 75980
* Provide proper patterns for and with imm instructions. Tune the tests ↵Anton Korobeynikov2009-07-162-241/+289
| | | | | | accordingly. llvm-svn: 75979
* Add 32 bit and reg-imm and disable invalid patterns for nowAnton Korobeynikov2009-07-161-2/+27
| | | | llvm-svn: 75978
* Add z9 and z10 target processors. Mark z10-only instructions as such.Anton Korobeynikov2009-07-164-18/+33
| | | | llvm-svn: 75977
* Fix MUL64rm instruction asmprintingAnton Korobeynikov2009-07-161-1/+1
| | | | llvm-svn: 75976
* Preliminary asmprinting of globalsAnton Korobeynikov2009-07-164-3/+131
| | | | llvm-svn: 75975
* Implement asmprinting for odd-even regpairsAnton Korobeynikov2009-07-163-9/+29
| | | | llvm-svn: 75974
* 32-bit ri addressing mode has only 12-bit displacementAnton Korobeynikov2009-07-162-5/+101
| | | | llvm-svn: 75973
* Forgot to addAnton Korobeynikov2009-07-161-0/+127
| | | | llvm-svn: 75972
* Do not put bunch of target-specific stuff into common namespaceAnton Korobeynikov2009-07-162-20/+21
| | | | llvm-svn: 75971
* Print signed imms properlyAnton Korobeynikov2009-07-162-18/+39
| | | | llvm-svn: 75970
* Provide hooks for spilling / restoring stuffAnton Korobeynikov2009-07-161-2/+30
| | | | llvm-svn: 75969
* Revert thinkoAnton Korobeynikov2009-07-161-2/+1
| | | | llvm-svn: 75968
* Temporary workaround problem with signed 32-bit imm'sAnton Korobeynikov2009-07-161-1/+2
| | | | llvm-svn: 75967
* Implement InsertBranch() hookAnton Korobeynikov2009-07-161-2/+25
| | | | llvm-svn: 75966
* Pipehole pattern for i32 imm'sAnton Korobeynikov2009-07-161-0/+3
| | | | llvm-svn: 75965
* Bunch of sext_inreg patternsAnton Korobeynikov2009-07-161-0/+14
| | | | llvm-svn: 75964
* Provide normal 32 bit load and storeAnton Korobeynikov2009-07-161-0/+6
| | | | llvm-svn: 75963
* Proper lower 'small' resultsAnton Korobeynikov2009-07-162-4/+21
| | | | llvm-svn: 75962
* Completel forgot about unconditional branchesAnton Korobeynikov2009-07-161-0/+3
| | | | llvm-svn: 75961
* Lower addresses of globalsAnton Korobeynikov2009-07-163-2/+25
| | | | llvm-svn: 75960
* Provide "wide" muls and divs/remsAnton Korobeynikov2009-07-163-14/+115
| | | | llvm-svn: 75958
* Fix thinkoAnton Korobeynikov2009-07-161-8/+6
| | | | llvm-svn: 75957
* Fix epic bug with invalid regclass for R0DAnton Korobeynikov2009-07-161-1/+1
| | | | llvm-svn: 75956
* Let RegisterInfo decide whether it can emit cross-class copy or notAnton Korobeynikov2009-07-161-4/+5
| | | | llvm-svn: 75955
* More register pairs (now 32 bit ones)Anton Korobeynikov2009-07-161-0/+53
| | | | llvm-svn: 75954
OpenPOWER on IntegriCloud