summaryrefslogtreecommitdiffstats
path: root/llvm/lib
Commit message (Expand)AuthorAgeFilesLines
* Do not derive no-recurse attribute if function does not have exact definition.Vivek Pandya2019-06-101-1/+1
* [X86] Use EVEX instructions for f128 FAND/FOR/FXOR when avx512vl is enabled.Craig Topper2019-06-101-1/+22
* [X86] Convert f32/f64 FANDN/FAND/FOR/FXOR to vector logic ops and scalar_to_v...Craig Topper2019-06-103-138/+43
* Revert r361953 "[SVE][IR] Scalable Vector IR Type"Nico Weber2019-06-099-99/+13
* [TargetLowering] Simplify (ctpop x) == 1David Bolvansky2019-06-091-1/+12
* [InstCombine] foldICmpWithLowBitMaskedVal(): 'icmp sgt/sle': avoid miscompilesRoman Lebedev2019-06-091-0/+8
* [InstCombine] change canonicalization to fabs() to use FMF on fnegSanjay Patel2019-06-091-13/+25
* [InstSimplify] reduce code duplication for fcmp folds; NFCSanjay Patel2019-06-091-10/+7
* [InstSimplify] enhance fcmp fold with never-nan operandSanjay Patel2019-06-091-2/+2
* [MIR] Add simple PRE pass to MachineCSEAnton Afanasyev2019-06-091-9/+118
* [CaptureTracking] Don't let comparisons against null escape inbounds pointersAyke van Laethem2019-06-091-5/+23
* [X86] NFCI : Comment updation for EVEX to VEX translation.Jatin Bhateja2019-06-091-3/+3
* Use for-range loop. NFCI.Simon Pilgrim2019-06-091-3/+1
* [AArch64][GlobalISel] Select immediate forms of cmp instructions.Amara Emerson2019-06-091-5/+17
* [X86] Remove (store (f32 (extractelt (v4f32))) isel patterns which is redundant.Craig Topper2019-06-092-15/+0
* [X86] Mutate scalar fceil/ffloor/ftrunc/fnearbyint/frint into X86ISD::RNDSCAL...Craig Topper2019-06-084-121/+23
* [DAGCombine] visitAND - merge (zext_inreg ((s)extload x)) -> (zextload x) com...Simon Pilgrim2019-06-081-21/+4
* [InstSimplify] enhance fcmp fold with never-nan operandSanjay Patel2019-06-081-1/+3
* [ARM] Adjust isLegalT1AddressImmediate for non-legal typesDavid Green2019-06-081-2/+2
* [ARM] Add MVE addressing to isLegalT2AddressImmediateDavid Green2019-06-081-1/+20
* [ARM] Add fp16 addressing to isLegalT2AddressImmediateDavid Green2019-06-081-0/+3
* [ARM] Add HasNEON for all Neon patterns in ARMInstrNEON.td. NFCIDavid Green2019-06-081-78/+177
* [SystemZ] Fix CMakeLists.txt for alphabetical order (NFC).Jonas Paulsson2019-06-081-1/+1
* [SystemZ, RegAlloc] Favor 3-address instructions during instruction selection.Jonas Paulsson2019-06-0817-160/+429
* Factor out SelectionDAG's switch analysis and lowering into a separate compon...Amara Emerson2019-06-085-767/+573
* [GVN] non-functional code movementKeno Fischer2019-06-072-16/+16
* AMDGPU: Force skips around trapsMatt Arsenault2019-06-071-1/+1
* [DomTreeUpdater] Add all insert before all delete updates to reduce compile t...Alina Sbirlea2019-06-071-4/+10
* [X86] Remove unnecessary new line escape from the end of a macro. NFCCraig Topper2019-06-071-1/+1
* [GlobalISel] IRTranslator: Translate the intrinsics ignored by CodeGenVolkan Keles2019-06-071-0/+5
* [APFloat] APFloat::Storage::Storage - refix use after moveNick Desaulniers2019-06-071-1/+2
* [ORC] Update symbol lookup to use a single callback with a required symbol stateLang Hames2019-06-078-376/+251
* [DAGCombine] visitAND - fix local shadow variable warnings. NFCI.Simon Pilgrim2019-06-071-24/+24
* [DAGCombine] Use APInt::extractBits in "sub-splat" constant mask detection. N...Simon Pilgrim2019-06-071-3/+3
* [Analysis] simplify code for getSplatValue(); NFCSanjay Patel2019-06-071-20/+11
* [MachineScheduler] checkResourceLimit boundary condition updateJinsong Ji2019-06-071-5/+11
* test-commitStefan Stipanovic2019-06-071-1/+0
* TailDuplicator: Remove no-op analyzeBranch callMatt Arsenault2019-06-071-5/+0
* [NFC] Don't export helpers of ConstantFoldCallJoerg Sonnenberger2019-06-071-9/+11
* llvm-lib: Disallow mixing object files with different machine typesNico Weber2019-06-073-1/+87
* [x86] narrow extract subvector of vector selectSanjay Patel2019-06-071-0/+52
* [ARM] Fix bugs introduced by the fp64/d32 rework.Simon Tatham2019-06-071-79/+55
* [RISCV] Support Bit-Preserving FP in F/D ExtensionsSam Elliott2019-06-072-0/+7
* [AMDGPU] Constrain the AMDGPU inliner on maximum number of basic blocks in a ...Valery Pykhtin2019-06-071-1/+15
* [AArch64][AsmParser] error on unexpected SVE predicate type suffixCullen Rhodes2019-06-071-2/+1
* [AArch64][AsmParser] Provide better diagnostics for SVE predicatesCullen Rhodes2019-06-071-1/+5
* [X86] -march=cooperlake (llvm)Pengfei Wang2019-06-072-1/+20
* Fix for lld buildbotSam Parker2019-06-071-2/+1
* [CodeGen] Generic Hardware Loop SupportSam Parker2019-06-0711-580/+805
* [AVR] Expand 16-bit rotations during the legalization stageDylan McKay2019-06-071-2/+2
OpenPOWER on IntegriCloud