summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target
Commit message (Expand)AuthorAgeFilesLines
...
* [X86] Remove 16-bit and 32-bit offset jump instructions from the AsmParser. W...Craig Topper2015-01-061-2/+2
* [X86] Make isel select the shorter form of jump instructions instead of the l...Craig Topper2015-01-068-120/+97
* Remove dead variable.Eric Christopher2015-01-062-2/+1
* Use the same call off of the TargetMachine rather than the subtarget.Eric Christopher2015-01-061-1/+1
* Rewrite the Mips16HardFloat pass to avoid using the Subtarget.Eric Christopher2015-01-064-26/+18
* Revert r225048: It broke ObjC on AArch64.Lang Hames2015-01-067-102/+182
* Remove X86 .quad workaround for buggy GNU assembler on OpenBSD / Bitrig.Brad Smith2015-01-061-5/+0
* Revert "Use the integrated assembler by default on 32-bit PowerPC and SPARC"Duncan P. N. Exon Smith2015-01-052-2/+4
* [PowerPC] Remove old README.txt entryHal Finkel2015-01-051-10/+0
* [X86][SSE] lowerVectorShuffleAsByteShift tidyupSimon Pilgrim2015-01-051-21/+14
* [PowerPC] Convert a README.txt entry into a better testHal Finkel2015-01-051-13/+0
* Use the integrated assembler by default on 32-bit PowerPC and SPARCBrad Smith2015-01-052-4/+2
* [PowerPC] Remove README.txt entryHal Finkel2015-01-051-34/+0
* [Hexagon] Adding add/sub with carry, logical shift left by immediate and memo...Colin LeMahieu2015-01-052-226/+124
* [PowerPC] Add a test for truncating a shifted loadHal Finkel2015-01-051-18/+0
* [PowerPC] Add another test for load/store with updateHal Finkel2015-01-051-34/+0
* [PowerPC] Fold i1 extensions with other opsHal Finkel2015-01-052-17/+71
* [X86][SSE] Fixed description for isSequentialOrUndefInRange. NFC.Simon Pilgrim2015-01-051-1/+1
* [Hexagon] Adding rounding reg/reg variants, accumulating multiplies, and accu...Colin LeMahieu2015-01-051-57/+170
* [Hexagon] Adding V4 bit manipulating instructions, removing ALU defs without ...Colin LeMahieu2015-01-051-251/+104
* [Hexagon] Adding V4 logic-logic instructions and tests.Colin LeMahieu2015-01-051-0/+55
* [Hexagon] Adding orand, bitsplit reg/reg, and modwrap instructions.Colin LeMahieu2015-01-051-0/+57
* [PowerPC] Remove zexts after i32 ctlzHal Finkel2015-01-052-1/+11
* [PowerPC] Remove zexts after byte-swapping loadsHal Finkel2015-01-052-0/+16
* [Hexagon] Adding round reg/imm and bitsplit instructions.Colin LeMahieu2015-01-052-0/+21
* [AArch64] Improve codegen of store lane instructions by avoiding GPR usage.Ahmed Bougacha2015-01-051-2/+2
* [AArch64] Improve codegen of store lane 0 instructions by directly storing th...Ahmed Bougacha2015-01-051-0/+27
* Select lower fsub,fabs pattern to fabd on AArch64Karthik Bhat2015-01-051-0/+12
* Parse Tag_compatibility correctly.Charlie Turner2015-01-051-2/+7
* Emit the build attribute Tag_conformance.Charlie Turner2015-01-052-1/+15
* Select lower sub,abs pattern to sabd on AArch64Karthik Bhat2015-01-051-0/+27
* Replace several 'assert(false' with 'llvm_unreachable' or fold a condition in...Craig Topper2015-01-0512-51/+32
* [X86] Remove the predicates from the register forms of the 2-byte inc and dec...Craig Topper2015-01-052-44/+24
* [X86] Simplify code a little by just summing flags instead of conditionally i...Craig Topper2015-01-051-18/+7
* [X86] Remove unnecessary redeclaration of a variable with the same assignment...Craig Topper2015-01-051-1/+0
* [X86] Remove a strange fixme referring to a hack that doesn't seem to exist s...Craig Topper2015-01-051-3/+0
* [x86] Reduce text duplication for similar operand class declarations in table...Craig Topper2015-01-051-268/+178
* [X86] Fix the immediate size to match the address size in the operand types f...Craig Topper2015-01-051-7/+7
* [PowerPC] Enable speculation of cttz/ctlzHal Finkel2015-01-051-0/+8
* [PowerPC] Materialize i64 constants using rotation with maskingHal Finkel2015-01-052-26/+51
* [PowerPC] Materialize i64 constants using rotationHal Finkel2015-01-042-29/+29
* [PowerPC] Materialize i64 constants using bit inversionHal Finkel2015-01-041-2/+30
* ARM: permit tail calls to weak externals on COFFSaleem Abdulrasool2015-01-032-2/+6
* [PowerPC/BlockPlacement] Allow target to provide a per-loop alignment preferenceHal Finkel2015-01-032-0/+37
* [PowerPC] Use 16-byte alignment for modern cores for functions/loopsHal Finkel2015-01-032-4/+45
* Minor cleanup to all the switches after MatchInstructionImpl in all the AsmPa...Craig Topper2015-01-038-29/+20
* [PowerPC] Add support for the CMPB instructionHal Finkel2015-01-038-8/+278
* [X86] Disassembler support for move to/from %rax with a 32-bit memory offset ...Craig Topper2015-01-033-0/+22
* [X86] Use 32-bit sign extended immediate for 64-bit LOCK_ArithBinOp with sign...Craig Topper2015-01-031-6/+6
* Improved comments. No functional change intended.Andrea Di Biagio2015-01-021-2/+2
OpenPOWER on IntegriCloud