summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target
Commit message (Expand)AuthorAgeFilesLines
* R600/SI: Handle INSERT_SUBREG in SIFixSGPRCopiesTom Stellard2014-04-072-0/+12
* R600: Match 24-bit arithmetic patterns in a Target DAGCombineTom Stellard2014-04-0711-58/+115
* R600: Replace dyn_cast + assert with castTom Stellard2014-04-071-2/+1
* Use std::swapMatt Arsenault2014-04-071-3/+1
* Use .data() instead of &x[0]Matt Arsenault2014-04-072-18/+21
* MachineInstr: introduce explicit_operands and implicit_operands rangesDavid Blaikie2014-04-052-7/+2
* ARM: consolidate MachO checks for ARM asm parserSaleem Abdulrasool2014-04-051-84/+28
* [PowerPC] Remove unused TM member variable to unbreak buildHal Finkel2014-04-051-3/+2
* [PowerPC] Adjust load/store costs in PPCTTIHal Finkel2014-04-041-3/+23
* [PowerPC] PPCTTI CleanupHal Finkel2014-04-041-4/+0
* Add DAG parameter to ComputeNumSignBitsForTargetNodeMatt Arsenault2014-04-042-2/+5
* Fix tabsMatt Arsenault2014-04-041-5/+5
* [mips] Add Octeon cnMips instructions seqi/snei and v3mulu/vmm0/vmulu.Kai Nacke2014-04-042-0/+48
* [PowerPC] Add a full condition code register to make the "cc" clobber workHal Finkel2014-04-041-0/+12
* [mips] abs.[ds], and neg.[ds] should be allowed regardless of -enable-no-nans...Daniel Sanders2014-04-043-73/+2
* ARM64: handle v1i1 types arising from setcc properly.Tim Northover2014-04-042-28/+34
* Fix for PR18921 (LDRD/STRD part)::Stepan Dyatkovskiy2014-04-042-25/+14
* ARM64: use regalloc-friendly COPY_TO_REGCLASS for bitcastsTim Northover2014-04-042-79/+39
* ARM64: add 128-bit MLA operations to the custom selection code.Tim Northover2014-04-041-3/+9
* Fixed register class in STRD instruction for Thumb2 mode.Stepan Dyatkovskiy2014-04-041-1/+1
* Make consistent use of MCPhysReg instead of uint16_t throughout the tree.Craig Topper2014-04-0449-148/+147
* ARM: Range based for-loop over block predecessors.Jim Grosbach2014-04-041-3/+2
* ARM: Use range-based for loops in frame lowering.Jim Grosbach2014-04-041-25/+19
* Revert r205599, the commit was not intended to have so many changesQuentin Colombet2014-04-043-916/+1
* [RegAllocGreedy][Last Chance Recoloring] Emit diagnostics when last chanceQuentin Colombet2014-04-043-1/+916
* MIPS: remove vim swap fileSaleem Abdulrasool2014-04-041-0/+0
* Tidy up. Space before ':' in range-based for loops.Jim Grosbach2014-04-035-9/+9
* Tidy up. 80 columns.Jim Grosbach2014-04-032-3/+3
* Tidy up. Trailing whitespace.Jim Grosbach2014-04-0311-41/+41
* Fix typo.Jim Grosbach2014-04-031-1/+1
* Optimize away unnecessary address casts.Eli Bendersky2014-04-034-0/+206
* [ARM64] Teach the ARM64DeadRegisterDefinition pass to respect implicit-defs.Lang Hames2014-04-031-0/+21
* R600: Correct opcode for BFE_INTTom Stellard2014-04-031-1/+1
* R600/SI: Lower 64-bit immediates using REG_SEQUENCETom Stellard2014-04-034-19/+43
* ARM: tell LLVM about zext properties of ldrexb/ldrexhTim Northover2014-04-032-8/+14
* [mips] Implement ehb, ssnop, and pause in assemblerDaniel Sanders2014-04-032-0/+17
* ARM: skip cmpxchg failure barrier if ordering is monotonic.Tim Northover2014-04-031-12/+21
* Implementation of 16-bit microMIPS instructions MFHI and MFLO.Zoran Jovanovic2014-04-034-7/+34
* [mips] Add initial (experimental) MIPS-IV support.Daniel Sanders2014-04-034-6/+9
* MicroMIPS specific little endian fixup data byte ordering.Zoran Jovanovic2014-04-031-2/+24
* ARM: expand atomic ldrex/strex loops in IRTim Northover2014-04-038-1086/+408
* PR19320:Stepan Dyatkovskiy2014-04-031-4/+9
* [ARM] When generating a vpaddl node the input lane type is not always the typ...Silviu Baranga2014-04-031-2/+5
* [mips] Extend MipsMCExpr class to handle %higher(sym1 - sym2 + const) andSasa Stankovic2014-04-034-41/+88
* ARM64: always use i64 for the RHS of shift operationsTim Northover2014-04-033-81/+67
* ARM: Use __STACK_LIMIT symbol for segmented stacksOliver Stannard2014-04-031-1/+1
* ARM64: don't generate __sincos_stret calls unless on MachOTim Northover2014-04-031-5/+10
* [X86] As per suggestion from Craig Topper and Hal Finkel, overrideLang Hames2014-04-022-40/+39
* [PowerPC] Make PPCTTI::getMemoryOpCost call BasicTTI::getMemoryOpCostHal Finkel2014-04-021-3/+3
* [X86] Make the VFMA*231 variants commutable and relax the alignment restrictionsLang Hames2014-04-022-106/+147
OpenPOWER on IntegriCloud