summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target
Commit message (Collapse)AuthorAgeFilesLines
* Eliminate some redundant newlines in asm output.Dan Gohman2007-06-143-5/+4
| | | | llvm-svn: 37574
* Add support to tablegen for specifying subregister classes on a per register ↵Christopher Lamb2007-06-131-0/+4
| | | | | | class basis. llvm-svn: 37572
* Handle blocks with 2 unconditional branches in AnalyzeBranch.Dale Johannesen2007-06-134-0/+40
| | | | llvm-svn: 37571
* fix x86-64 mmx calling convention for real, which passes in integer gprs.Chris Lattner2007-06-091-3/+9
| | | | llvm-svn: 37534
* fix mmx handling bugChris Lattner2007-06-091-1/+4
| | | | llvm-svn: 37533
* Add a utility routine to check for unpredicated terminator instruction.Evan Cheng2007-06-085-11/+18
| | | | llvm-svn: 37528
* Define AsmTransCBE for ARM.Lauro Ramos Venancio2007-06-081-0/+25
| | | | llvm-svn: 37527
* Fix ARM condition code subsumission check.Evan Cheng2007-06-081-3/+3
| | | | llvm-svn: 37517
* tBcc is not a barrier.Evan Cheng2007-06-081-1/+1
| | | | llvm-svn: 37516
* Stupid cut-n-paste bug caused me soooo much grief. Why wasn't there a ↵Evan Cheng2007-06-071-1/+1
| | | | | | compilation warning? I blame it on the FE folks. llvm-svn: 37484
* Mark these instructions clobbersPred. They modify the condition code register.Evan Cheng2007-06-063-9/+19
| | | | llvm-svn: 37468
* Added clobbersPred.Evan Cheng2007-06-061-0/+1
| | | | llvm-svn: 37466
* Initial Mips support, here we go! =)Bruno Cardoso Lopes2007-06-0621-0/+2788
| | | | | | | | | - Modifications from the last patch included (issues pointed by Evan Cheng are now fixed). - Added more MipsI instructions. - Added more patterns to match branch instructions. llvm-svn: 37461
* Print predicate of the second instruction of the two-piece constant MI.Evan Cheng2007-06-051-1/+3
| | | | llvm-svn: 37437
* PIC label asm printing cosmetic changes.Evan Cheng2007-06-051-0/+9
| | | | llvm-svn: 37434
* Misuse of hasExternalLinkage(), should be checking isDeclaration().Evan Cheng2007-06-041-2/+2
| | | | llvm-svn: 37419
* update this entry, now that Anton implemented shift/and lowering forChris Lattner2007-06-021-17/+66
| | | | | | | switches. There is one really easy isel thing here with tst we are not getting. llvm-svn: 37400
* Opcode modifier s comes after condition code. e.g. addlts, not addslt.Evan Cheng2007-06-011-20/+20
| | | | llvm-svn: 37388
* Set ARM ifcvt duplication limit to 3 for now.Evan Cheng2007-06-011-0/+1
| | | | llvm-svn: 37385
* Make jumptable non-predicable for now.Evan Cheng2007-06-011-11/+10
| | | | llvm-svn: 37381
* Fix the asmprinter so that a globalvalue can specify an explicit alignmentChris Lattner2007-05-311-1/+1
| | | | | | | | smaller than the preferred alignment, but so that the target can actually specify a minimum alignment if needed. This fixes some objc protocol failures Devang tracked down. llvm-svn: 37373
* For VFP2 fldm, fstm instructions, the condition code is printed after the ↵Evan Cheng2007-05-291-4/+4
| | | | | | address mode and size specifier. e.g. fstmiaseq, not fstmeqias. llvm-svn: 37351
* For ldrb, strh, etc., the condition code is before the width specifier. e.g. ↵Evan Cheng2007-05-291-23/+23
| | | | | | streqh, not strheq. llvm-svn: 37349
* Add missing const qualifiers.Evan Cheng2007-05-294-19/+24
| | | | llvm-svn: 37342
* Add missing const qualifiers.Evan Cheng2007-05-291-1/+1
| | | | llvm-svn: 37341
* Implementation of compilation callback in PPC ELF32Nicolas Geoffray2007-05-291-31/+32
| | | | llvm-svn: 37340
* Add explicit qualification for namespace MVT members.Dan Gohman2007-05-241-1/+1
| | | | llvm-svn: 37320
* Hooks for predication support.Evan Cheng2007-05-232-9/+39
| | | | llvm-svn: 37308
* Rename a parameter.Evan Cheng2007-05-231-4/+4
| | | | llvm-svn: 37307
* name change requested by review of previous patchDale Johannesen2007-05-222-2/+2
| | | | llvm-svn: 37289
* Make tail merging the default, except on powerPC. There was no prior artDale Johannesen2007-05-222-0/+5
| | | | | | | for a target-dependent default with a command-line override; this way should be generally usable. llvm-svn: 37285
* We only need to specify the most-implied feature for an architecture.Bill Wendling2007-05-221-33/+21
| | | | llvm-svn: 37275
* Fix some -march=thumb regressions. tBR_JTr is not predicable.Evan Cheng2007-05-211-1/+3
| | | | llvm-svn: 37272
* Use AXI3 not AXI2 for appropriate PIC PC-relative loads and stores. Cosmetic.Dale Johannesen2007-05-211-5/+7
| | | | llvm-svn: 37271
* Add some patterns for PIC PC-relative loads and stores.Dale Johannesen2007-05-211-2/+41
| | | | llvm-svn: 37269
* BlockHasNoFallThrough() now returns true if block ends with a return ↵Evan Cheng2007-05-211-2/+13
| | | | | | instruction; AnalyzeBranch() should ignore predicated instructionsd. llvm-svn: 37268
* BlockHasNoFallThrough() now returns true if block ends with a return ↵Evan Cheng2007-05-213-0/+8
| | | | | | instruction. llvm-svn: 37266
* Apply this patch:Dan Gohman2007-05-181-1/+1
| | | | | | http://lists.cs.uiuc.edu/pipermail/llvm-commits/Week-of-Mon-20070514/049845.html llvm-svn: 37240
* add a noteChris Lattner2007-05-181-0/+9
| | | | llvm-svn: 37239
* Use MVT::FIRST_VECTOR_VALUETYPE and MVT::LAST_VECTOR_VALUETYPE.Dan Gohman2007-05-181-2/+2
| | | | llvm-svn: 37234
* Mark calls non-predicable for now. Need to ensure it's the last instruction ↵Evan Cheng2007-05-181-8/+8
| | | | | | in the if-converted block or make sure it preserve condition code. llvm-svn: 37199
* Silence some compilation warnings.Evan Cheng2007-05-181-2/+2
| | | | llvm-svn: 37197
* Set ARM if-conversion block size threshold to 10 instructions for now.Evan Cheng2007-05-181-2/+2
| | | | llvm-svn: 37194
* RemoveBranch() and InsertBranch() now returns number of instructions deleted ↵Evan Cheng2007-05-186-30/+37
| | | | | | / inserted. llvm-svn: 37193
* RemoveBranch() and InsertBranch() now returns number of instructions deleted ↵Evan Cheng2007-05-186-28/+35
| | | | | | / inserted. llvm-svn: 37192
* More effective breakdown of memcpy into repeated load/store. These are nowDale Johannesen2007-05-172-1/+77
| | | | | | | | in the order lod;lod;lod;sto;sto;sto which means the load-store optimizer has a better chance of producing ldm/stm. Ideally you would get cooperation from the RA as well but this is not there yet. llvm-svn: 37179
* Fix a bogus check that prevented folding VECTOR_SHUFFLE to UNDEF; add an ↵Evan Cheng2007-05-171-24/+61
| | | | | | optimization to fold VECTOR_SHUFFLE to a zero vector. llvm-svn: 37173
* Added missing patterns for UNPCKH* and PUNPCKH*.Evan Cheng2007-05-171-0/+20
| | | | llvm-svn: 37172
* This is the correct fix for PR1427. This fixes mmx-shuffle.ll and doesn'tChris Lattner2007-05-171-2/+5
| | | | | | cause other regressions. llvm-svn: 37160
* Revert patch for PR1427. It breaks almost all vector tests.Anton Korobeynikov2007-05-171-10/+1
| | | | llvm-svn: 37159
OpenPOWER on IntegriCloud