summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/XCore/XCoreInstrInfo.td
Commit message (Expand)AuthorAgeFilesLines
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* Add extra operand to CALLSEQ_START to keep frame part set up previouslySerge Pavlov2017-05-091-5/+6
* Target: Remove unused patterns and transforms. NFC.Peter Collingbourne2016-10-071-8/+0
* Reapply r235977 "[DebugInfo] Add debug locations to constant SD nodes"Sergey Dmitrouk2015-04-281-5/+6
* Revert "[DebugInfo] Add debug locations to constant SD nodes"Daniel Jasper2015-04-281-6/+5
* [DebugInfo] Add debug locations to constant SD nodesSergey Dmitrouk2015-04-281-5/+6
* Replace neverHasSideEffects=1 with hasSideEffects=0 in all .td files.Craig Topper2014-11-261-17/+17
* Fix a whole bunch of binary literals which were the wrong size. All were bei...Pete Cooper2014-08-071-2/+2
* [XCore] Fix call of absolute address.Richard Osborne2014-03-041-3/+2
* [XCore] Support functions returning more than 4 words.Richard Osborne2014-02-271-2/+8
* Revert r202396, r202397.Richard Osborne2014-02-271-8/+2
* [XCore] Support functions returning more than 4 words.Richard Osborne2014-02-271-2/+8
* [XCore] Add intrinsic for CLRPT (clear port time) instruction.Richard Osborne2014-02-251-1/+2
* [XCore] Add intrinsic for EDU (event disable unconditional) instruction.Richard Osborne2014-02-251-1/+2
* XCore target: Lower EH_RETURNRobert Lytton2014-01-061-0/+10
* XCore target: Lower FRAME_TO_ARGS_OFFSETRobert Lytton2014-01-061-0/+8
* XCore target: fix large code model 'select' indirect address handling.Robert Lytton2013-12-021-0/+3
* XCore target: Add large code modelRobert Lytton2013-12-021-0/+3
* Add XCore support for ATOMIC_FENCE.Robert Lytton2013-11-121-0/+9
* [XCore] Whitespace fixes, no functionality change.Richard Osborne2013-07-031-3/+3
* [XCore] Add ISel pattern for LDWCPRichard Osborne2013-07-031-8/+7
* [XCore] Fix instruction selection for zext, mkmsk instructions.Richard Osborne2013-07-021-1/+1
* Replace Count{Leading,Trailing}Zeros_{32,64} with count{Leading,Trailing}Zeros.Michael J. Spencer2013-05-241-1/+1
* [XCore] Add LDAPB instructions.Richard Osborne2013-05-051-3/+13
* [XCore] Update LDAP to use pcrel_imm.Richard Osborne2013-05-051-3/+3
* [XCore] Rename calltarget -> pcrel_imm.Richard Osborne2013-05-051-6/+6
* [XCore] Add BLRB instructions.Richard Osborne2013-05-051-0/+7
* [XCore] Remove '-' from back branch asm syntax.Richard Osborne2013-05-051-6/+9
* [XCore] Remove unused operand type.Richard Osborne2013-05-041-1/+0
* [XCore] Make use of the target independent global address offset folding.Richard Osborne2013-05-041-18/+12
* [XCore] Add bru instruction.Richard Osborne2013-04-041-0/+3
* [XCore] The RRegs register class is a superset of GRRegs.Richard Osborne2013-04-041-31/+23
* [XCore] Add missing 2r instructions.Richard Osborne2013-02-171-1/+9
* [XCore] Add TSETR instruction.Richard Osborne2013-02-171-1/+5
* [XCore] Add missing u10 / lu10 instructions.Richard Osborne2013-02-171-1/+12
* [XCore] Add missing u6 / lu6 instructions.Richard Osborne2013-02-171-2/+18
* Move MRI liveouts to XCore return instructions.Jakob Stoklund Olesen2013-02-051-2/+2
* [XCore] Add missing l2rus instructions.Richard Osborne2013-01-271-1/+8
* [XCore] Add missing l2r instructions.Richard Osborne2013-01-271-1/+12
* [XCore] Add missing 1r instructions.Richard Osborne2013-01-271-6/+21
* [XCore] Add missing 0r instructions.Richard Osborne2013-01-271-3/+44
* Add instruction encodings / disassembly support for l4r instructions.Richard Osborne2013-01-251-17/+12
* Use the correct format in the STW / SETPSC instruction names.Richard Osborne2013-01-251-7/+7
* Fix order of operands for crc8_l4rRichard Osborne2013-01-251-2/+2
* Add instruction encodings / disassembly support for l5r instructions.Richard Osborne2013-01-251-11/+10
* Fix order of operands for l5r instructions.Richard Osborne2013-01-251-3/+3
* Use correct mnemonic / instruction name for ldivu.Richard Osborne2013-01-251-4/+3
* Add instruction encodings / disassembly support for l6r instructions.Richard Osborne2013-01-231-5/+4
* Add instruction encodings / disassembly support for u10 / lu10 instructions.Richard Osborne2013-01-221-10/+10
* Fix some incorrectly named u10 / lu10 instructions.Richard Osborne2013-01-211-25/+12
OpenPOWER on IntegriCloud