summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/XCore/XCore.td
Commit message (Collapse)AuthorAgeFilesLines
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
| | | | | | | | | | | | | | | | | to reflect the new license. We understand that people may be surprised that we're moving the header entirely to discuss the new license. We checked this carefully with the Foundation's lawyer and we believe this is the correct approach. Essentially, all code in the project is now made available by the LLVM project under our new license, so you will see that the license headers include that license only. Some of our contributors have contributed code under our old license, and accordingly, we have retained a copy of our old license notice in the top-level files in each project and repository. llvm-svn: 351636
* Change the default of AsmWriterClassName and isMCAsmWriter.Rafael Espindola2013-12-021-6/+0
| | | | llvm-svn: 196065
* Change XCoreAsmPrinter to lower MachineInstrs to MCInsts before emission.Richard Osborne2012-12-161-0/+6
| | | | | | | This change adds XCoreMCInstLower to do the lowering to MCInst and XCoreInstPrinter to print the MCInsts. llvm-svn: 170288
* Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, ↵Jia Liu2012-02-181-1/+2
| | | | | | MSP430, PPC, PTX, Sparc, X86, XCore. llvm-svn: 150878
* Replace TSFlagsFields and TSFlagsShifts with a simpler TSFlags field.Jakob Stoklund Olesen2010-04-051-4/+1
| | | | | | | | | | | | | | | | | | | When a target instruction wants to set target-specific flags, it should simply set bits in the TSFlags bit vector defined in the Instruction TableGen class. This works well because TableGen resolves member references late: class I : Instruction { AddrMode AM = AddrModeNone; let TSFlags{3-0} = AM.Value; } let AM = AddrMode4 in def ADD : I; TSFlags gets the expected bits from AddrMode4 in this example. llvm-svn: 100384
* Remove xs1b predicate since it is no longer needed to differentiate betweemRichard Osborne2009-10-061-10/+2
| | | | | | xs1a and xs1b. llvm-svn: 83383
* Remove xs1a subtarget. xs1a is a preproduction device used inRichard Osborne2009-10-061-6/+1
| | | | | | | early development boards which is no longer supported in the XMOS toolchain. llvm-svn: 83381
* Move target independent td files from lib/Target/ to include/llvm/Target so ↵Evan Cheng2008-11-241-1/+1
| | | | | | they can be distributed along with the header files. llvm-svn: 59953
* Add XCore backend.Richard Osborne2008-11-071-0/+62
llvm-svn: 58838
OpenPOWER on IntegriCloud