summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/XCore/XCore.td
diff options
context:
space:
mode:
authorRafael Espindola <rafael.espindola@gmail.com>2013-12-02 04:55:42 +0000
committerRafael Espindola <rafael.espindola@gmail.com>2013-12-02 04:55:42 +0000
commit50712a456d63dcf57d369f9c0b7e71f3cdca3590 (patch)
treea31267b7b2ac0cae3493fe4d8ce9758a80327ebc /llvm/lib/Target/XCore/XCore.td
parent43d937fc3e3fafe595da55e396e124ab0eda88b7 (diff)
downloadbcm5719-llvm-50712a456d63dcf57d369f9c0b7e71f3cdca3590.tar.gz
bcm5719-llvm-50712a456d63dcf57d369f9c0b7e71f3cdca3590.zip
Change the default of AsmWriterClassName and isMCAsmWriter.
llvm-svn: 196065
Diffstat (limited to 'llvm/lib/Target/XCore/XCore.td')
-rw-r--r--llvm/lib/Target/XCore/XCore.td6
1 files changed, 0 insertions, 6 deletions
diff --git a/llvm/lib/Target/XCore/XCore.td b/llvm/lib/Target/XCore/XCore.td
index e9a6d88fd68..04a1dd5e95b 100644
--- a/llvm/lib/Target/XCore/XCore.td
+++ b/llvm/lib/Target/XCore/XCore.td
@@ -41,13 +41,7 @@ def : Proc<"xs1b-generic", []>;
// Declare the target which we are implementing
//===----------------------------------------------------------------------===//
-def XCoreAsmWriter : AsmWriter {
- string AsmWriterClassName = "InstPrinter";
- bit isMCAsmWriter = 1;
-}
-
def XCore : Target {
// Pull in Instruction Info:
let InstructionSet = XCoreInstrInfo;
- let AssemblyWriters = [XCoreAsmWriter];
}
OpenPOWER on IntegriCloud