summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86InstrInfo.h
Commit message (Expand)AuthorAgeFilesLines
* [CodeGen] Add "const" to MachineInstr::mayAliasBjorn Pettersson2019-04-191-1/+2
* [X86] Merge the different Jcc instructions for each condition code into singl...Craig Topper2019-04-051-7/+4
* [X86] Merge the different SETcc instructions for each condition code into sin...Craig Topper2019-04-051-4/+3
* [X86] Merge the different CMOV instructions for each condition code into sing...Craig Topper2019-04-051-37/+3
* [X86] Enable 8-bit OR with disjoint bits to convert to LEACraig Topper2019-03-051-1/+2
* X86: Replace isSafeToClobberEFLAGS implementationMatt Arsenault2019-02-151-1/+4
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [x86] allow 8-bit adds to be promoted by convertToThreeAddress() to form LEASanjay Patel2018-12-121-2/+2
* [x86] clean up code for converting 16-bit ops to LEA; NFCSanjay Patel2018-12-111-0/+3
* [x86] don't try to convert add with undef operands to LEASanjay Patel2018-12-091-1/+1
* [CodeGen][NFC] Make `TII::getMemOpBaseImmOfs` return a base operandFrancis Visoiu Mistrih2018-11-281-3/+3
* [TableGen] Refactor macro names (NFC)Evandro Menezes2018-11-271-1/+1
* [tblgen][PredicateExpander] Add the ability to describe more complex constrai...Andrea Di Biagio2018-10-311-0/+3
* Make TargetInstrInfo::isCopyInstr return true for regular COPY-instructionsAlexander Ivchenko2018-08-301-2/+6
* [MinGW] [X86] Add stubs for references to data variables that might end up im...Martin Storsjo2018-08-291-0/+1
* [MI] Change the array of `MachineMemOperand` pointers to beChandler Carruth2018-08-161-4/+2
* [MachineOutliner][NFC] Move target frame info into OutlinedFunctionJessica Paquette2018-07-241-2/+2
* [MachineOutliner][NFC] Make Candidates own their call informationJessica Paquette2018-07-241-1/+1
* [MachineOutliner] Fix typo in getOutliningCandidateInfo function nameYvan Roux2018-07-041-1/+1
* [X86] Move the memory unfolding table creation into its own class and make it...Craig Topper2018-07-011-26/+0
* [X86] Use a std::vector for the memory unfolding table.Craig Topper2018-06-291-3/+20
* [MachineOutliner] Define MachineOutliner support in TargetOptionsJessica Paquette2018-06-281-3/+0
* [X86] Sort the static memory folding tables by reg opcode. Remove the reg->me...Craig Topper2018-06-251-14/+1
* [X86] Block commuting operand 1 of FMA*_Int instructions in findThreeSrcCommu...Craig Topper2018-06-251-29/+4
* [X86] Use setcc ISD opcode for AVX512 integer comparisons all the way to iselCraig Topper2018-06-201-0/+4
* [MachineOutliner] NFC: Remove insertOutlinerPrologue, rename insertOutlinerEp...Jessica Paquette2018-06-191-4/+1
* Change TII isCopyInstr way of returning arguments(NFC)Petar Jovanovic2018-06-061-2/+2
* [MachineOutliner] NFC - Move intermediate data structures to MachineOutliner.hJessica Paquette2018-06-041-8/+6
* [X86][MIPS][ARM] New machine instruction property 'isMoveReg'Petar Jovanovic2018-05-231-0/+2
* Remove \brief commands from doxygen comments.Adrian Prantl2018-05-011-5/+5
* [X86] Account for partial stack slot spills (PR30821)Warren Ristow2018-04-241-0/+6
* [MachineOutliner] Add `useMachineOutliner` target hookJessica Paquette2018-04-041-0/+3
* [x86] Expose more of the condition conversion routines in the public APIChandler Carruth2018-04-011-0/+6
* [X86] Move the AC_EVEX_2_VEX AsmComments enum to X86InstrInfo.h from X86InstC...Craig Topper2018-03-101-0/+6
* [X86] Make XOP VPCOM instructions commutable to fold loads during isel.Craig Topper2018-02-201-0/+3
* [X86] Make a helper function for commuting AVX512 VPCMP immediates since we d...Craig Topper2018-02-201-0/+4
* [X86][SSE] Add custom execution domain fixing for BLENDPD/BLENDPS/PBLENDD/PBL...Simon Pilgrim2018-01-151-0/+4
* [MachineOutliner] AArch64: Handle instrs that use SP and will never need fixupsJessica Paquette2018-01-091-1/+1
* Target/TargetInstrInfo.h -> CodeGen/TargetInstrInfo.h to match layeringDavid Blaikie2017-11-081-1/+1
* [MachineOutliner] Disable outlining from LinkOnceODRs by defaultJessica Paquette2017-10-071-1/+2
* [MachineOutliner] AArch64: Avoid saving + restoring LR if possibleJessica Paquette2017-09-271-9/+5
* [MachineOutliner] NFC: Change IsTailCall to a call class + frame classJessica Paquette2017-07-291-72/+66
* [MachineOutliner] NFC: Split up getOutliningBenefitJessica Paquette2017-07-281-3/+5
* [X86] Move getX86ConditionCode() from X86FastISel.cpp to X86InstrInfo.cpp. NFCIgor Breger2017-05-111-0/+4
* Add extra operand to CALLSEQ_START to keep frame part set up previouslySerge Pavlov2017-05-091-1/+6
* Re-commit r301040 "X86: Don't emit zero-byte functions on Windows"Hans Wennborg2017-04-211-1/+1
* Revert r301040 "X86: Don't emit zero-byte functions on Windows"Hans Wennborg2017-04-211-1/+1
* X86: Don't emit zero-byte functions on WindowsHans Wennborg2017-04-211-1/+1
* Use methods to access data stored with frame instructionsSerge Pavlov2017-04-131-0/+14
* TargetInstrInfo: Provide default implementation of isTailCall().Matthias Braun2017-03-161-2/+0
OpenPOWER on IntegriCloud