summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86InstrInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
* [X86] Change register&memory TEST instructions from MRMSrcMem to MRMDstMemCraig Topper2017-10-011-4/+4
* [MachineOutliner] AArch64: Avoid saving + restoring LR if possibleJessica Paquette2017-09-271-30/+54
* Revert r314249 "Recommit r314151 "[X86] Make all the NOREX CodeGenOnly instru...Craig Topper2017-09-271-21/+0
* Revert r314248 "[X86] Don't emit X86::MOV8rr_NOREX from X86InstrInfo::copyPhy...Craig Topper2017-09-271-5/+7
* Recommit r314151 "[X86] Make all the NOREX CodeGenOnly instructions into post...Craig Topper2017-09-261-0/+21
* [X86] Don't emit X86::MOV8rr_NOREX from X86InstrInfo::copyPhysReg.Craig Topper2017-09-261-7/+5
* Revert "[X86] Make all the NOREX CodeGenOnly instructions into postRA pseudos...Benjamin Kramer2017-09-261-21/+0
* [X86] Make all the NOREX CodeGenOnly instructions into postRA pseudos like th...Craig Topper2017-09-251-0/+21
* [X86] Add IFMA instructions to the load folding tables and make them commutab...Craig Topper2017-09-241-0/+53
* [X86] Make sure we still mark the full register as implicitly defined when we...Craig Topper2017-09-241-4/+10
* [X86] Add VPERMPD/VPERMQ and VPERMPS/VPERMD to the execution domain fixing ta...Craig Topper2017-09-191-0/+16
* [X86] Teach the execution domain fixing tables to use movlhps inplace of unpc...Craig Topper2017-09-181-3/+3
* [X86] Teach execution domain fixing to convert between FP and int unpack inst...Craig Topper2017-09-181-0/+48
* [X86] Teach execution domain fixing to convert between VPERMILPS and VPSHUFD.Craig Topper2017-09-181-0/+10
* [X86] Add VBLENDPS/VPBLENDD to the execution domain fixing tables.Craig Topper2017-09-031-0/+4
* Mark Knights Landing as having slow two memory operand instructionsCraig Topper2017-08-291-2/+2
* [X86] Add TBM instructions to X86InstrInfo::isDefConvertible.Craig Topper2017-08-251-0/+16
* [X86] Add the rest of the ADC and SBB instructions to isDefConvertible.Craig Topper2017-08-091-6/+10
* [X86] SET0 to use XMM registers where possible PR26018 PR32862Dinar Temirbulatov2017-08-031-8/+13
* [AVX-512] Add unmasked subvector inserts and extract to the execution domain ...Craig Topper2017-07-311-0/+24
* [MachineOutliner] NFC: Change IsTailCall to a call class + frame classJessica Paquette2017-07-291-16/+25
* [MachineOutliner] NFC: Split up getOutliningBenefitJessica Paquette2017-07-281-17/+14
* [X86] SET0 to use XMM registers where possible PR26018 PR32862Dinar Temirbulatov2017-07-271-5/+14
* fix trivial typos in comments; NFCHiroshi Inoue2017-07-031-1/+1
* [AVX-512] Mark masked VPCMP instructions as commutable.Craig Topper2017-06-131-14/+26
* [X86] Add masked integer compare instructions to load folding tables.Craig Topper2017-06-131-0/+58
* [AVX-512] Add VPCONFLICT and VPLZCNT to load folding tables.Craig Topper2017-06-121-0/+36
* [x86] Revert the X86FoldTablesEmitter due to more miscompiles.Chandler Carruth2017-06-061-2/+3398
* Added LLVM_FALLTHROUGH to address warning: this statement may fall through. NFC.Galina Kistanova2017-05-311-0/+1
* Resubmit "[X86] Adding new LLVM TableGen backend that generates the X86 backe...Zachary Turner2017-05-291-3398/+2
* Revert "[X86] Adding new LLVM TableGen backend that generates the X86 backend...Zachary Turner2017-05-291-2/+3398
* [X86] Adding new LLVM TableGen backend that generates the X86 backend memory ...Ayman Musa2017-05-281-3398/+2
* LivePhysRegs: Rework constructor + documentation; NFCMatthias Braun2017-05-261-4/+4
* [X86] Adding vpopcntd and vpopcntq instructionsOren Ben Simhon2017-05-251-0/+6
* Strip trailing whitespace. NFCI.Simon Pilgrim2017-05-241-2/+2
* [Target/X86] Remove unneeded return. NFCI.Davide Italiano2017-05-181-3/+1
* [x86, SSE] AVX1 PR28129 (256-bit all-ones rematerialization)Simon Pilgrim2017-05-131-2/+12
* [X86] Move getX86ConditionCode() from X86FastISel.cpp to X86InstrInfo.cpp. NFCIgor Breger2017-05-111-0/+38
* [X86][LWP] Add stack folding mappings and tests for LWPINS/LWPVAL instructionsSimon Pilgrim2017-05-031-0/+6
* Move value type list from TargetRegisterClass to TargetRegisterInfoKrzysztof Parzyszek2017-04-241-2/+2
* Revert r301231: Accidentally committed stale filesKrzysztof Parzyszek2017-04-241-2/+2
* Move value type list from TargetRegisterClass to TargetRegisterInfoKrzysztof Parzyszek2017-04-241-2/+2
* Move size and alignment information of regclass to TargetRegisterInfoKrzysztof Parzyszek2017-04-241-17/+32
* [X86][MPX] Add load & store instructions of bnd values to getLoadStoreRegOpco...Ayman Musa2017-04-231-22/+30
* Re-commit r301040 "X86: Don't emit zero-byte functions on Windows"Hans Wennborg2017-04-211-1/+1
* Revert r301040 "X86: Don't emit zero-byte functions on Windows"Hans Wennborg2017-04-211-1/+1
* X86: Don't emit zero-byte functions on WindowsHans Wennborg2017-04-211-1/+1
* Use methods to access data stored with frame instructionsSerge Pavlov2017-04-131-11/+6
* Fix the bootstrap failure caused by r299986.Easwaran Raman2017-04-121-0/+4
* [x86] Relax the check in areLoadsFromSameBasePtrEaswaran Raman2017-04-111-19/+16
OpenPOWER on IntegriCloud