summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86InstrInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
* Add a DebugLoc argument to TargetInstrInfo::copyRegToReg, so that itDan Gohman2010-05-061-2/+2
* Add argument TargetRegisterInfo to loadRegFromStackSlot and storeRegToStackSlot.Evan Cheng2010-05-061-4/+7
* Frame index can be negative.Evan Cheng2010-04-291-1/+1
* on darwin empty functions need to codegen into something of non-zero length,Chris Lattner2010-04-261-0/+7
* Remove a redundant comment.Evan Cheng2010-04-261-1/+0
* - Move TargetLowering::EmitTargetCodeForFrameDebugValue to TargetInstrInfo an...Evan Cheng2010-04-261-0/+14
* Add const qualifiers to CodeGen's use of LLVM IR constructs.Dan Gohman2010-04-151-1/+1
* Re-apply 101075 and fix it properly. Just reuse the debug info of the branch ...Evan Cheng2010-04-131-1/+44
* Temporarily revert r101075, it's causing invalid iterator assertionsEric Christopher2010-04-131-46/+1
* Micro-optimization:Bill Wendling2010-04-121-1/+46
* rename llvm::llvm_report_error -> llvm::report_fatal_errorChris Lattner2010-04-071-1/+1
* Educate GetInstrSizeInBytes implementations thatDale Johannesen2010-04-071-0/+1
* Properly enable load clustering.Jakob Stoklund Olesen2010-04-051-4/+0
* use DebugLoc default ctor instead of DebugLoc::getUnknownLoc()Chris Lattner2010-04-021-3/+3
* Teach AnalyzeBranch, RemoveBranch and the branchDale Johannesen2010-04-021-0/+4
* Replace V_SET0 with variants for each SSE execution domain.Jakob Stoklund Olesen2010-03-311-3/+8
* Renumber SSE execution domains for better code size.Jakob Stoklund Olesen2010-03-301-16/+16
* Remove the pmulld intrinsic and autoupdate it as a vector multiply.Eric Christopher2010-03-301-1/+0
* Basic implementation of SSEDomainFix pass.Jakob Stoklund Olesen2010-03-291-39/+43
* Add a late SSEDomainFix pass that twiddles SSE instructions to avoid domain c...Jakob Stoklund Olesen2010-03-251-0/+43
* Revert "Add a late SSEDomainFix pass that twiddles SSE instructions to avoid ...Jakob Stoklund Olesen2010-03-231-3/+0
* Add a late SSEDomainFix pass that twiddles SSE instructions to avoid domain c...Jakob Stoklund Olesen2010-03-231-0/+3
* Teach isSafeToClobberEFLAGS to ignore dbg_value's. We need a MachineBasicBloc...Evan Cheng2010-03-231-3/+13
* Do not force indirect tailcall through fixed registers: eax, r11. Add support...Evan Cheng2010-03-141-0/+17
* Don't try to fold V_SET0 and V_SETALLONES to loads in medium andDan Gohman2010-03-091-0/+5
* Revert r97766. It's deleting a tag.Bill Wendling2010-03-051-52/+13
* Micro-optimization:Bill Wendling2010-03-051-13/+52
* Implement XMM subregs.Dan Gohman2010-02-281-14/+4
* movl is a cheaper way to materialize 0 without clobbering EFLAGS than movabsq.Dan Gohman2010-02-261-1/+1
* Fix a typo in a comment.Dan Gohman2010-02-221-1/+1
* add a bunch of mod/rm encoding types for fixed mod/rm bytes.Chris Lattner2010-02-121-0/+8
* refactor the conditional jump instructions in the .td file toChris Lattner2010-02-111-40/+40
* move target-independent opcodes out of TargetInstrInfoChris Lattner2010-02-091-5/+5
* port X86InstrInfo::determineREX over to the new encoder.Chris Lattner2010-02-051-5/+4
* move functions for decoding X86II values into the X86II namespace.Chris Lattner2010-02-051-9/+9
* change getSizeOfImm and getBaseOpcodeFor to just takeChris Lattner2010-02-051-19/+9
* use findDebugLoc in more places.Dale Johannesen2010-01-261-10/+5
* Be more conservative with clustering f32 / f64 loads.Evan Cheng2010-01-221-0/+2
* Add two target hooks to determine whether two loads are near and should be sc...Evan Cheng2010-01-221-0/+130
* Fix a minor issue in x86 load / store folding table. movups does an unaligned...Evan Cheng2010-01-211-1/+1
* make findDebugLoc a class methodDale Johannesen2010-01-201-2/+2
* Move findDebugLoc somewhere more central. FixDale Johannesen2010-01-201-4/+2
* For aligned load/store instructions, it's only required to know whether aJim Grosbach2010-01-191-4/+2
* For now, avoid issuing extract_subreg to reuse lower 8-bit, it's not safe in ...Evan Cheng2010-01-131-0/+4
* Add a quick pass to optimize sign / zero extension instructions. For targets ...Evan Cheng2010-01-131-9/+8
* Reapply the MOV64r0 patch, with a fix: MOV64r0 clobbers EFLAGS.Dan Gohman2010-01-121-2/+12
* Add TargetInstrInfo::isCoalescableInstr. It returns true if the specifiedEvan Cheng2010-01-121-0/+53
* Revert 93158. It's breaking quite a few x86_64 tests.Evan Cheng2010-01-111-12/+2
* Re-instate MOV64r0 and MOV16r0, with adjustments to work with theDan Gohman2010-01-111-2/+12
* Change errs() to dbgs().David Greene2010-01-051-1/+2
OpenPOWER on IntegriCloud