summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86InstrInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
* Undo r50574. We are already ensuring the folded load address is 16-byte aligned.Evan Cheng2008-05-021-0/+8
* Not safe folding a load + FsXORPSrr into FsXORPSrm. It's loading a FR64 value...Evan Cheng2008-05-021-8/+0
* Don't forget to update the current operand when getting the size of an instru...Nicolas Geoffray2008-04-201-4/+14
* Don't forget about sub-register indices when rematting instructions.Evan Cheng2008-04-161-0/+13
* Infrastructure for getting the machine code size of a function and an instruc...Nicolas Geoffray2008-04-161-0/+540
* Rename MemOperand to MachineMemOperand. This was suggested byDan Gohman2008-04-071-1/+1
* ReMat of load from stub in pic mode extends the life of pic base. Currently s...Evan Cheng2008-04-011-0/+6
* Remove unnecessary and non-deterministic checking code. Re-enable remat of lo...Evan Cheng2008-04-011-11/+0
* Disabling remat of load from gv stub (temporarily) again to fix llvmgcc boots...Evan Cheng2008-04-011-0/+3
* It's not safe to fold a load from GV stub or constantpool into a two-address ...Evan Cheng2008-03-311-0/+8
* Move reMaterialize() from TargetRegisterInfo to TargetInstrInfo.Evan Cheng2008-03-311-0/+28
* Re-apply 48911.Evan Cheng2008-03-311-8/+12
* Backing out 48911 for now. It's breaking stuff.Evan Cheng2008-03-281-12/+8
* Load from stub is already re-materializable.Evan Cheng2008-03-281-8/+12
* Code clean up.Evan Cheng2008-03-271-14/+16
* Allow certain lea instructions to be rematerialized.Evan Cheng2008-03-271-35/+66
* Remove an unused command line option.Evan Cheng2008-03-271-6/+0
* Add CMP32mr and friends to the load-unfolding table. AmongDan Gohman2008-03-251-0/+4
* Add support for calls that return two FP values inChris Lattner2008-03-211-5/+7
* Make insert_subreg a two-address instruction, vastly simplifying LowerSubregs...Christopher Lamb2008-03-161-2/+4
* Get rid of a pseudo instruction and replace it with subreg based operation on...Christopher Lamb2008-03-131-3/+3
* coalesce away 80-bit floating point copies.Chris Lattner2008-03-111-4/+6
* convert a massive if statement to a switch.Chris Lattner2008-03-111-19/+32
* Missed part of recommit.Christopher Lamb2008-03-111-4/+7
* abort with an assert instead of a cerr to get line#Chris Lattner2008-03-101-1/+1
* Revert 48125, 48126, and 48130 for now to unbreak some x86-64 tests.Evan Cheng2008-03-101-8/+4
* Allow insert_subreg into implicit, target-specific values. Christopher Lamb2008-03-101-4/+8
* teach X86InstrInfo::copyRegToReg how to copy into ST(0) from Chris Lattner2008-03-091-1/+18
* add some code to support cross-register class copying from Chris Lattner2008-03-091-4/+22
* rearrange some code, no functionality change.Chris Lattner2008-03-091-58/+59
* Turning on remat of pic loads.Evan Cheng2008-02-231-1/+1
* No need recognize load from a fixed argument slot as re-materializable. LiveI...Evan Cheng2008-02-231-12/+0
* Allow re-materialization of pic load (controlled by -remat-pic-load for now).Evan Cheng2008-02-221-3/+23
* commuteInstr() can now commute non-ssa machine instrs.Evan Cheng2008-02-131-0/+9
* It's not always safe to fold movsd into xorpd, etc. Check the alignment of th...Evan Cheng2008-02-081-3/+51
* Added missing entries in X86 load / store folding tables.Evan Cheng2008-02-081-0/+8
* In some cases, e.g. ADD32ri, no transformation is made. Guide against it.Evan Cheng2008-02-071-0/+2
* fix a wordo that gordon noticed :)Chris Lattner2008-01-121-1/+1
* Any x86 instruction that reads from an invariant location is invariant.Chris Lattner2008-01-121-43/+24
* rename MachineInstr::setInstrDescriptor -> setDescChris Lattner2008-01-111-4/+4
* remove xchg and shift-reg-by-1 instructions, which are dead.Chris Lattner2008-01-111-14/+2
* Simplify the side effect stuff a bit more and make licm/sinkingChris Lattner2008-01-101-10/+13
* verify that the frame index is immutable before remat'ing (still disabled)Chris Lattner2008-01-101-7/+10
* add a testcase Chris Lattner2008-01-091-5/+4
* Operand 1 should be a register. We don't care if it's a preg, vreg, or 0.Bill Wendling2008-01-071-13/+9
* rename TargetInstrDescriptor -> TargetInstrDesc.Chris Lattner2008-01-071-13/+13
* Move a bunch more accessors from TargetInstrInfo to TargetInstrDescriptorChris Lattner2008-01-071-7/+7
* remove MachineOpCode typedef.Chris Lattner2008-01-071-1/+1
* Add predicates methods to TargetOperandInfo, and switch all clients Chris Lattner2008-01-071-4/+4
* Rename MachineInstr::getInstrDescriptor -> getDesc(), which reflectsChris Lattner2008-01-071-12/+11
OpenPOWER on IntegriCloud