summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86ISelLowering.cpp
Commit message (Expand)AuthorAgeFilesLines
* [x86][icelake]BITALGCoby Tayree2017-11-211-0/+5
* [x86][icelake]VNNICoby Tayree2017-11-211-0/+4
* [x86][icelake]vbmi2Coby Tayree2017-11-211-0/+4
* [LV][X86] Support of AVX2 Gathers code generation and update the LV with thisMohammed Agabaria2017-11-201-9/+23
* [X86] Qualify a few places with ExperimentalVectorWideningLegalization.Craig Topper2017-11-181-4/+8
* [X86] Add todo comment for TRUNC(SUB(X,C)) -> SUB(TRUNC(X),C')Simon Pilgrim2017-11-181-0/+1
* [X86] Fix typo in variable name. NFCCraig Topper2017-11-181-4/+4
* Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie2017-11-171-1/+1
* [X86] Add DAG combine to remove sext i32->i64 from gather/scatter instructions.Craig Topper2017-11-161-1/+22
* [X86] Pre-truncate gather/scatter indices that have element sizes larger than...Craig Topper2017-11-161-2/+19
* [X86] DAGCombinerInfo is in TargetLowering not X86TargetLowering.Craig Topper2017-11-161-1/+1
* [X86] Custom type legalize v2f32 masked gathers instead of trying to cleanup ...Craig Topper2017-11-161-26/+28
* [X86] Add a return to the end of a switch to prevent an accidental fallthroug...Craig Topper2017-11-151-0/+1
* [X86] Redefine the 128-bit version of VPGATHERQD and VGATHERQPS to use a VK2 ...Craig Topper2017-11-151-7/+6
* [X86] Attempt to fix signed and unsigned comparison warning.Craig Topper2017-11-131-2/+2
* [X86] Use EVEX encoded VRNDSCALE instructions to implement the legacy round i...Craig Topper2017-11-131-0/+20
* [X86] Split VRNDSCALE/VREDUCE/VGETMANT/VRANGE ISD nodes into versions with an...Craig Topper2017-11-131-8/+45
* [X86] Add an X86ISD::RANGES opcode to use for the scalar intrinsics.Craig Topper2017-11-121-1/+2
* [X86] Remove some no longer needed intrinsic lowering code.Craig Topper2017-11-121-17/+0
* [X86] Attempt to match multiple binary reduction ops at once. NFCISimon Pilgrim2017-11-111-61/+67
* [X86] Add support for combining FMADDSUB(A, B, FNEG(C))->FMSUBADD(A, B, C)Craig Topper2017-11-101-0/+31
* [X86] Make sure we don't read too many operands from X86ISD::FMADDS1/FMADDS3 ...Craig Topper2017-11-091-2/+5
* [X86] Add support for using EVEX instructions for the legacy vcvtph2ps intrin...Craig Topper2017-11-071-0/+1
* [X86] Make FeatureAVX512 imply FeatureF16C.Craig Topper2017-11-061-2/+1
* [X86][SSE] Merge combineExtractVectorElt_SSE into combineExtractVectorElt. NFCI.Simon Pilgrim2017-11-061-12/+8
* [X86][SSE] Combine EXTRACT_VECTOR_ELT with combineExtractWithShuffle before X...Simon Pilgrim2017-11-061-2/+2
* [X86][AVX512] Improve lowering of AVX512 test intrinsicsUriel Korach2017-11-061-0/+16
* X86 ISel: Basic support for variable-index vector permutationsZvi Rackover2017-11-061-0/+108
* Revert "adding a pattern for broadcastm"Jina Nahias2017-11-061-2/+2
* [x86][AVX512] Lowering Broadcastm intrinsics to LLVM IRJina Nahias2017-11-061-11/+17
* adding a pattern for broadcastmJina Nahias2017-11-061-2/+2
* [X86] Add scalar FMA ISD nodes without rounding mode. NFCCraig Topper2017-11-061-4/+39
* [X86] Don't use RCP14 and RSQRT14 for reciprocal estimations or for legacy SS...Craig Topper2017-11-041-2/+4
* [X86] Teach shuffle lowering to use 256-bit SHUF128 when possible.Craig Topper2017-11-041-0/+10
* [X86] Give unary PERMI priority over SHUF128 in lowerV8I64VectorShuffle to ma...Craig Topper2017-11-031-4/+4
* [X86][SSE] Add PACKUS support to combineVectorTruncationSimon Pilgrim2017-11-031-6/+16
* [X86] Remove PALIGNR/VALIGN handling from combineBitcastForMaskedOp and move ...Craig Topper2017-11-031-22/+14
* [X86][SSE] Add PACKUS support to LowerTruncateSimon Pilgrim2017-11-011-12/+26
* [X86][SSE] Begun generalizing truncateVectorWithPACKSS to work with PACKSS/PA...Simon Pilgrim2017-11-011-11/+14
* [X86][SSE] Truncate with PACKSS any input with sufficient sign-bitsSimon Pilgrim2017-11-011-9/+12
* [X86][SSE] Add VSRLI/VSRAI/VSLLI demanded elts support to computeKnownBits/Co...Simon Pilgrim2017-10-311-5/+6
* [X86][AVX512] Adding a pattern for broadcastm intrinsic.Jina Nahias2017-10-301-0/+64
* [X86] Make sure we don't create locked inc/dec instructions when the carry fl...Craig Topper2017-10-301-10/+45
* Revert "[X86][AVX512] Adding a pattern for broadcastm intrinsic."Jina Nahias2017-10-301-64/+0
* [X86][AVX512] Adding a pattern for broadcastm intrinsic.Jina Nahias2017-10-301-0/+64
* [X86] Remove combine that turns X86ISD::LSUB into X86ISD::LADD. Update patter...Craig Topper2017-10-291-21/+0
* [X86] Fix typo in comment. NFCCraig Topper2017-10-291-1/+1
* [X86] Remove invalid code from LowerVSELECT.Craig Topper2017-10-281-4/+0
* [X86][SSE] Combine 128-bit target shuffles to PACKSS/PACKUS.Simon Pilgrim2017-10-281-0/+10
* [X86][SSE] Split off matchVectorShuffleWithPACK. NFCI.Simon Pilgrim2017-10-281-16/+41
OpenPOWER on IntegriCloud