summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86ISelLowering.cpp
Commit message (Expand)AuthorAgeFilesLines
* [X86] Add DAG combine to turn (trunc (srl (mul ext, ext), 16) into PMULHW/PMU...Craig Topper2018-04-211-0/+57
* [X86] WaitPKG instructionsGabor Buella2018-04-201-5/+25
* Lowering x86 adds/addus/subs/subus intrinsics (llvm part)Alexander Ivchenko2018-04-191-0/+89
* [XRay] Typed event logging intrinsicKeith Wyss2018-04-171-0/+3
* [NFC] fix trivial typos in document and commentsHiroshi Inoue2018-04-141-1/+1
* [X86] Remove the pmuldq/pmuldq intrinsics and replace with native IR.Craig Topper2018-04-131-18/+0
* GOTPCREL references must always use RIP.Sriraman Tallam2018-04-101-2/+7
* [x86] Model the direction flag (DF) separately from the rest of EFLAGS.Chandler Carruth2018-04-101-1/+6
* [x86] Introduce a pass to begin more systematically fixing PR36028 and simila...Chandler Carruth2018-04-101-19/+0
* [X86] Don't use Lower512IntUnary to split bitcasts with v32i16/v64i8 types on...Craig Topper2018-04-091-7/+22
* [X86] Change std::sort to llvm::sort in response to r327219Mandeep Singh Grang2018-04-081-4/+4
* [X86] Combine vXi64 multiplies to MULDQ/MULUDQ during DAG combine instead of ...Craig Topper2018-04-071-15/+53
* Make helpers static. NFC.Benjamin Kramer2018-04-041-3/+3
* [X86] Remove some code that was only needed when i1 was a legal type. NFCCraig Topper2018-04-041-6/+0
* [X86] Don't check for folding into a store when deciding if we can promote an...Craig Topper2018-04-011-2/+4
* [X86] Check if the load and store are to the same pointer before preventing i...Craig Topper2018-04-011-3/+14
* [X86] Allow i16 subtracts to be promoted if the load is on the LHS and its no...Craig Topper2018-04-011-4/+4
* [X86] Remove unneeded temporary variable. NFCCraig Topper2018-04-011-6/+2
* Fix trailing whitespace. NFCI.Simon Pilgrim2018-03-311-1/+1
* [X86][SSE] Don't bother re-adding combined target shuffles to the work listSimon Pilgrim2018-03-291-65/+16
* [X86] Fix Windows `i1 zeroext` conventions to use i8 instead of i32Reid Kleckner2018-03-261-1/+5
* Revert r328386 "[X86] Fix Windows `i1 zeroext` conventions to use i8 instead ...Hans Wennborg2018-03-261-5/+1
* [X86] Add missing full stop to comment. NFCI.Simon Pilgrim2018-03-251-1/+1
* [X86] Add a DAG combine to simplify PMULDQ/PMULUDQ nodesCraig Topper2018-03-241-0/+29
* [X86] Fix Windows `i1 zeroext` conventions to use i8 instead of i32Reid Kleckner2018-03-231-1/+5
* [X86] Don't use the MSVC stack protector names on mingwMartin Storsjo2018-03-201-3/+8
* [X86] Simplify the AVX512 code in LowerTruncate a little.Craig Topper2018-03-191-3/+2
* [X86] Replace a couple calls to getExtendInVec with getNode and the appropria...Craig Topper2018-03-191-5/+6
* [X86] Remove sse41 specific code from lowering v16i8 multiplyCraig Topper2018-03-191-32/+16
* [X86] Added support for nocf_check attribute for indirect Branch TrackingOren Ben Simhon2018-03-171-1/+28
* [X86] Merge ADDSUB/SUBADD detection into single methods that can detect eithe...Craig Topper2018-03-161-101/+74
* [SelectionDAG][ARM][X86] Teach PromoteIntRes_SETCC to do a better job picking...Craig Topper2018-03-151-18/+0
* [X86] Make sure we use FSUB instruction as the reference for operand order in...Craig Topper2018-03-151-4/+12
* [X86] Simplify the type legality checking for (FM)ADDSUB/SUBADD matching. NFCICraig Topper2018-03-151-9/+7
* [X86] Fix 80 column violations.Craig Topper2018-03-151-2/+4
* [X86] Add support for matching FMSUBADD from build_vector.Craig Topper2018-03-151-15/+40
* [X86] Remove old TODO. We have coverage for this now.Craig Topper2018-03-151-2/+0
* [X86] Use MVT in a couple places where we know the type is legal.Craig Topper2018-03-151-2/+2
* [X86] Teach X86TargetLowering::targetShrinkDemandedConstant to set non-demand...Craig Topper2018-03-141-3/+3
* TargetMachine: Add address space to getPointerSizeMatt Arsenault2018-03-141-1/+1
* [X86] Simplify the LowerAVXCONCAT_VECTORS code a little by creating a single ...Craig Topper2018-03-131-21/+18
* [X86] Rewrite LowerAVXCONCAT_VECTORS similar to how we handle vXi1 concats.Craig Topper2018-03-131-39/+49
* [X86] Remove SplitBinaryOpsAndApply and use SplitOpsAndApply by adding curly ...Craig Topper2018-03-131-43/+34
* [X86][SSE41] createVariablePermute v2X64 - PCMPEQQ can test for index 0/1 and...Simon Pilgrim2018-03-131-0/+8
* [X86] Remove use of MVT class from the ShuffleDecode library.Craig Topper2018-03-121-23/+35
* [X86][SSE] createVariablePermute - PSHUFB requires SSSE3 not just SSE3Simon Pilgrim2018-03-121-3/+3
* [X86] Don't compute known bits twice for the same SDValue in LowerMUL.Craig Topper2018-03-121-4/+8
* [X86][MMX] Support MMX build vectors to avoid SSE usage (PR29222)Simon Pilgrim2018-03-111-0/+81
* [X86][AVX] createVariablePermute - scale v16i16 variable permutes to use v32i...Simon Pilgrim2018-03-111-1/+1
* [X86][AVX] createVariablePermute - widen permutes for cases where the source ...Simon Pilgrim2018-03-111-5/+19
OpenPOWER on IntegriCloud