summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp
Commit message (Expand)AuthorAgeFilesLines
* [X86] Ignore float/double non-temporal loads (PR39256)Simon Pilgrim2018-10-121-0/+3
* [X86] Restore X86ISelDAGToDAG::matchBEXTRFromAnd. Teach address matching to c...Craig Topper2018-10-111-0/+152
* [X86][BMI1]: X86DAGToDAGISel: select BEXTR from x & ~(-1 << nbits) patternRoman Lebedev2018-10-111-0/+83
* [X86] Prevent non-temporal loads from folding into instructions by blocking t...Craig Topper2018-10-101-24/+8
* [X86] Move X86DAGToDAGISel::matchBEXTRFromAnd() into X86ISelLoweringRoman Lebedev2018-10-101-66/+0
* Recommit r343499 "[X86] Enable load folding in the test shrinking code"Craig Topper2018-10-011-9/+25
* Recommit r343498 "[X86] Improve test instruction shrinking when the sign flag...Craig Topper2018-10-011-5/+21
* Revert r343499 and r343498. X86 test improvementsCraig Topper2018-10-011-43/+14
* [X86] Enable load folding in the test shrinking codeCraig Topper2018-10-011-9/+25
* [X86] Improve test instruction shrinking when the sign flag is used and the o...Craig Topper2018-10-011-5/+18
* [X86] Copy memrefs when folding a load for division instruction selection.Craig Topper2018-09-301-8/+10
* [X86] Disable BMI BEXTR in X86DAGToDAGISel::matchBEXTRFromAnd unless we're on...Craig Topper2018-09-301-1/+8
* [X86] Teach X86DAGToDAGISel::foldLoadStoreIntoMemOperand to handle loads in o...Craig Topper2018-09-071-7/+21
* [X86] Fix some incorrect comments. NFCCraig Topper2018-09-071-3/+3
* [X86] Add isel patterns for commuting X86adc_flag with a load in the LHS.Craig Topper2018-09-061-0/+2
* [x86] add debug option for and-immediate shrinkingSanjay Patel2018-08-231-1/+5
* [x86/retpoline] Split the LLVM concept of retpolines into separateChandler Carruth2018-08-231-1/+1
* [X86] Replace (32/64 - n) shift amounts with (neg n) since the shift amount i...Craig Topper2018-08-221-0/+104
* [SDAG] Remove the reliance on MI's allocation strategy forChandler Carruth2018-08-141-16/+7
* [X86] Remove all the vector NOP bitcast patterns. Use a few lines of code in ...Craig Topper2018-08-031-0/+10
* [X86] When post-processing the DAG to remove zero extending moves for YMM/ZMM...Craig Topper2018-08-031-0/+8
* Re-land r335297 "[X86] Implement more of x86-64 large and medium PIC code mod...Reid Kleckner2018-07-231-4/+6
* [X86] Connect the flags user from PCMPISTR instructions to the correct node f...Craig Topper2018-07-121-1/+1
* [X86] Remove patterns for inserting a load into a zero vector.Craig Topper2018-07-111-2/+5
* [X86] Use IsProfitableToFold to block vinsertf128rm in favor of insert_subreg...Craig Topper2018-07-101-0/+5
* [X86] Suppress load folding into and/or/xor if it will prevent matching btr/b...Craig Topper2018-06-281-0/+29
* Revert "Re-land r335297 "[X86] Implement more of x86-64 large and medium PIC ...Jonas Devlieghere2018-06-281-6/+4
* [X86] Change how we prefer shift by immediate over folding a load into a shift.Craig Topper2018-06-281-0/+13
* [X86] In X86DAGToDAGISel::PreprocessISelDAG, make sure we don't access N afte...Craig Topper2018-06-271-0/+1
* Re-land r335297 "[X86] Implement more of x86-64 large and medium PIC code mod...Reid Kleckner2018-06-251-4/+6
* Revert r335297 "[X86] Implement more of x86-64 large and medium PIC code models"Reid Kleckner2018-06-211-4/+4
* [X86] Implement more of x86-64 large and medium PIC code modelsReid Kleckner2018-06-211-4/+4
* [X86] Use setcc ISD opcode for AVX512 integer comparisons all the way to iselCraig Topper2018-06-201-1/+1
* [X86] Pass the parent SDNode to X86DAGToDAGISel::selectScalarSSELoad to simpl...Craig Topper2018-06-171-12/+10
* [X86] Push some variable declarations down into the individual switch cases t...Craig Topper2018-06-111-3/+4
* [X86][BMI][TBM] Only demand bottom 16-bits of the BEXTR control op (PR34042)Simon Pilgrim2018-06-061-4/+4
* [X86] Simplify some X86 address mode folding code, NFCIReid Kleckner2018-05-211-83/+52
* Rename DEBUG macro to LLVM_DEBUG.Nicola Zaghen2018-05-141-10/+15
* Remove \brief commands from doxygen comments.Adrian Prantl2018-05-011-1/+1
* IWYU for llvm-config.h in llvm, additions.Nico Weber2018-04-301-0/+1
* [X86] Make the STTNI flag intrinsics use the flags from pcmpestrm/pcmpistrm i...Craig Topper2018-04-271-1/+168
* [X86] Prevent folding loads with 64-bit ANDs with immediates that fit in 32-b...Craig Topper2018-04-101-1/+12
* [X86] Remove more dead code left over from the handling of i8/i16 UMUL_LOHI/S...Craig Topper2018-04-041-21/+0
* [X86] Remove dead code for handling i8/i16 UMUL_LOHI/SMUL_LOHI from X86ISelDA...Craig Topper2018-04-041-12/+0
* [DAG, X86] Fix ISel-time node insertion idsNirav Dave2018-03-221-4/+10
* [X86] Rename MOVSX32_NOREXrr8 to MOVSX32rr8_NOREX so that the scheduler model...Craig Topper2018-03-201-1/+1
* [DAG, X86] Revert r327197 "Revert r327170, r327171, r327172"Nirav Dave2018-03-191-30/+65
* Revert "[DAG, X86] Revert r327197 "Revert r327170, r327171, r327172""Nirav Dave2018-03-171-65/+30
* [DAG, X86] Revert r327197 "Revert r327170, r327171, r327172"Nirav Dave2018-03-171-30/+65
* [X86] Pass SelectionDAG into X86ISelAddressMode::dump and on to SDNode::dump.Craig Topper2018-03-161-4/+4
OpenPOWER on IntegriCloud