summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp
Commit message (Expand)AuthorAgeFilesLines
* [X86] Make isel select the shorter form of jump instructions instead of the l...Craig Topper2015-01-061-2/+2
* [X86] Clean up whitespace as well as minor coding styleMichael Liao2014-12-041-1/+1
* [X86] Lower VSELECT into SHRUNKBLEND when we shrink the bits used into theQuentin Colombet2014-11-061-0/+10
* [X86] 8bit divrem: Improve codegen for AH register extraction.Ahmed Bougacha2014-11-031-25/+38
* [X86] Improve mul w/ overflow codegen, to MUL8+SETO.Ahmed Bougacha2014-10-231-0/+19
* [X86] Don't transform atomic-load-add into an inc/dec when inc/dec is slowRobin Morisset2014-10-081-3/+4
* Cache TargetLowering on SelectionDAGISel and update previousEric Christopher2014-10-081-7/+6
* [X86] Fix a bug with fetch_add(INT32_MIN)Robin Morisset2014-10-071-0/+9
* [ISel] Keep matching state consistent when folding during X86 address matchAdam Nemet2014-10-031-0/+7
* [X86] Improve commentAdam Nemet2014-09-161-3/+4
* Reinstate "Nuke the old JIT."Eric Christopher2014-09-021-0/+1
* [X86] Refactor X86ISelDAGToDAG::SelectAtomicLoadArith - NFCRobin Morisset2014-08-291-10/+17
* [x32] Fix FrameIndex check in SelectLEA64_32AddrPavel Chupin2014-08-201-1/+1
* AVX-512: Fixed a bug in emitting compare for MVT:i1 type.Elena Demikhovsky2014-08-181-4/+22
* Get rid of dead code: SelectAtomic64 in X86ISelDAGtoDAG.cppRobin Morisset2014-08-151-19/+0
* Temporarily Revert "Nuke the old JIT." as it's not quite ready toEric Christopher2014-08-071-1/+0
* Nuke the old JIT.Rafael Espindola2014-08-071-0/+1
* Remove the TargetMachine forwards for TargetSubtargetInfo basedEric Christopher2014-08-041-2/+2
* Make sure no loads resulting from load->switch DAGCombine are marked invariantLouis Gerbarg2014-07-311-1/+1
* X86: expand atomics in IR instead of as MachineInstrs.Tim Northover2014-07-011-32/+0
* Override runOnMachineFunction for X86ISelDAGToDAG so that we canEric Christopher2014-05-221-0/+7
* Rename ComputeMaskedBits to computeKnownBits. "Masked" has beenJay Foad2014-05-141-1/+1
* Convert more SelectionDAG functions to use ArrayRef.Craig Topper2014-04-281-2/+2
* [C++] Use 'nullptr'.Craig Topper2014-04-281-3/+3
* Convert SelectionDAG::getMergeValues to use ArrayRef.Craig Topper2014-04-271-1/+1
* Convert SelectionDAG::getNode methods to use ArrayRef<SDValue>.Craig Topper2014-04-261-3/+2
* [C++] Use 'nullptr'. Target edition.Craig Topper2014-04-251-34/+35
* [Modules] Fix potential ODR violations by sinking the DEBUG_TYPEChandler Carruth2014-04-221-1/+2
* Mark a couple of the X86 target classes as final. Allows the compiler to de-v...Craig Topper2014-03-311-1/+1
* [C++11] Add 'override' keyword to virtual methods that override their base cl...Craig Topper2014-03-091-8/+8
* Correct word hyphenationsAlp Toker2013-12-051-1/+1
* ISelDAG: spot chain cycles involving MachineNodesTim Northover2013-09-221-0/+1
* X86: FrameIndex addressing modes do have a base register.Tim Northover2013-09-191-1/+2
* Use MVT instead of EVT in X86ISelDAGToDAG since all the types should be legal.Craig Topper2013-08-151-29/+29
* Replace getValueType().getSimpleVT() with getSimpleValueType(). Also remove o...Craig Topper2013-08-151-2/+2
* X86: Add comment.Jim Grosbach2013-07-091-0/+5
* Don't cast away constness.Benjamin Kramer2013-06-271-1/+2
* Access the TargetLoweringInfo from the TargetMachine object instead of cachin...Bill Wendling2013-06-191-9/+7
* X86: Stop LEA64_32r doing unspeakable things to its arguments.Tim Northover2013-06-101-1/+42
* Cache the TargetLowering info object as a pointer.Bill Wendling2013-06-061-2/+2
* [PATCH] Fix VGATHER* operand constraintsMichael Liao2013-06-051-0/+2
* Revert r183069: "TMP: LEA64_32r fixing"Tim Northover2013-06-011-42/+1
* TMP: LEA64_32r fixingTim Northover2013-06-011-1/+42
* X86: change MOV64ri64i32 into MOV32ri64Tim Northover2013-06-011-0/+28
* Temporarily Revert "X86: change MOV64ri64i32 into MOV32ri64" as itEric Christopher2013-05-311-28/+0
* X86: change MOV64ri64i32 into MOV32ri64Tim Northover2013-05-311-0/+28
* X86: use sub-register sequences for MOV*r0 operationsTim Northover2013-05-301-7/+25
* Track IR ordering of SelectionDAG nodes 3/4.Andrew Trick2013-05-251-3/+0
* Track IR ordering of SelectionDAG nodes 2/4.Andrew Trick2013-05-251-15/+15
* Replace Count{Leading,Trailing}Zeros_{32,64} with count{Leading,Trailing}Zeros.Michael J. Spencer2013-05-241-2/+2
OpenPOWER on IntegriCloud