summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp
Commit message (Expand)AuthorAgeFilesLines
* x86 CPU detection and proper subtarget supportEvan Cheng2006-01-271-1/+1
* Add explicit #includes of <iostream>Chris Lattner2006-01-221-0/+1
* Didn't mean to check that in.Evan Cheng2006-01-191-2/+0
* A obvious typoEvan Cheng2006-01-191-0/+2
* Fix FP_TO_INT**_IN_MEM lowering.Evan Cheng2006-01-161-58/+0
* Use the default lowering of ISD::DYNAMIC_STACKALLOC, delete now dead code.Chris Lattner2006-01-151-40/+0
* silence a warningChris Lattner2006-01-141-0/+1
* Select DYNAMIC_STACKALLOCEvan Cheng2006-01-111-1/+44
* * Add special entry code main() (to set x87 to 64-bit precision).Evan Cheng2006-01-111-14/+42
* implement FP_REG_KILL insertion for the dag-dag instruction selectorChris Lattner2006-01-111-0/+59
* Fit into 80 colsChris Lattner2006-01-111-1/+2
* FP_TO_INT*_IN_MEM and x87 FP Select support.Evan Cheng2006-01-101-0/+58
* * Added undef patterns.Evan Cheng2006-01-091-9/+0
* * Added integer div / rem.Evan Cheng2006-01-061-4/+98
* ISEL code for MULHU, MULHS, and UNDEF.Evan Cheng2006-01-061-7/+82
* fold (shl x, 1) -> (add x, x)Evan Cheng2006-01-061-20/+0
* Added ConstantFP patterns.Evan Cheng2006-01-051-27/+0
* DAG based isel call support.Evan Cheng2006-01-051-0/+27
* * Fix a GlobalAddress lowering bug.Evan Cheng2005-12-211-0/+1
* Remove ISD::RET select code. Now tblgen'd.Evan Cheng2005-12-211-41/+0
* * Added lowering hook for external weak global address. It inserts a loadEvan Cheng2005-12-211-16/+1
* It's essential we clear CodeGenMap after isel every basic block!Evan Cheng2005-12-191-0/+1
* Darwin API issue: indirect load of external and weak symbols.Evan Cheng2005-12-171-3/+8
* Added truncate.Evan Cheng2005-12-171-0/+28
* Added support for cmp, test, and conditional move instructions.Evan Cheng2005-12-171-1/+2
* * Promote all 1 bit entities to 8 bit.Evan Cheng2005-12-151-107/+0
* Handling zero extension of 1 bit value.Evan Cheng2005-12-151-17/+128
* When SelectLEAAddr() fails, it shouldn't cause the side effect of having theEvan Cheng2005-12-121-17/+48
* For ISD::RET, if # of operands >= 2, try selection the real data dep. operandEvan Cheng2005-12-121-2/+10
* * Added X86 store patterns.Evan Cheng2005-12-101-33/+0
* * Added intelligence to X86 LEA addressing mode matching routine so it returnsEvan Cheng2005-12-081-73/+85
* Proper support for shifts with register shift value.Evan Cheng2005-12-011-35/+6
* SelectNodeTo now returns its result, we must pay attention to it.Chris Lattner2005-11-301-20/+18
* Added support to STORE and shifts to DAG to DAG isel.Evan Cheng2005-11-301-8/+88
* Add load and other support to the dag-dag isel. Patch contributed by EvanChris Lattner2005-11-191-2/+225
* Add patterns for several simple instructions that take i32 immediates.Chris Lattner2005-11-161-15/+1
* initial step at adding a dag-to-dag isel for X86 backend. Patch contributedChris Lattner2005-11-161-0/+163
OpenPOWER on IntegriCloud