summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/TargetSubtargetInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
* [NFC] Header cleanupMehdi Amini2016-04-181-2/+0
* Revert r247692: Replace Triple with a new TargetTuple in MCTargetDesc/* and r...Daniel Sanders2015-09-151-1/+1
* Re-commit r247683: Replace Triple with a new TargetTuple in MCTargetDesc/* an...Daniel Sanders2015-09-151-1/+1
* Revert r247684 - Replace Triple with a new TargetTuple ...Daniel Sanders2015-09-151-1/+1
* Replace Triple with a new TargetTuple in MCTargetDesc/* and related. NFC.Daniel Sanders2015-09-151-1/+1
* MC: Remove MCSubtargetInfo() default constructorDuncan P. N. Exon Smith2015-07-101-1/+8
* Rename TargetSubtargetInfo::enablePostMachineScheduler() to enablePostRASched...Matthias Braun2015-06-131-1/+1
* Remove useMachineScheduler and replace it with subtarget optionsEric Christopher2015-03-111-16/+4
* Change MCSchedModel to be a struct of statically initialized data.Pete Cooper2014-09-021-1/+1
* Rename AtomicExpandLoadLinked into AtomicExpandRobin Morisset2014-08-211-1/+1
* Move Post RA Scheduling flag bit into SchedMachineModelSanjay Patel2014-07-151-10/+1
* [RegAllocGreedy] Provide a subtarget hook to disable the local reassignmentQuentin Colombet2014-07-021-0/+5
* Add a new subtarget hook for whether or not we'd like to enableEric Christopher2014-06-191-0/+4
* Add a subtarget hook: enablePostMachineScheduler.Andrew Trick2014-06-041-0/+4
* Update an embarassing out-of-date comment.Andrew Trick2014-05-061-5/+6
* Re-sort all of the includes with ./utils/sort_includes.py so thatChandler Carruth2014-01-071-1/+1
* Added temp flag -misched-bench for staging in default changes.Andrew Trick2013-09-261-1/+16
* Add useAA() to TargetSubtargetInfoHal Finkel2013-08-291-0/+4
* misched: Allow subtargets to enable misched and dependent options.Andrew Trick2012-11-131-0/+4
* Rename TargetSubtarget to TargetSubtargetInfo for consistency.Evan Cheng2011-07-011-0/+33
OpenPOWER on IntegriCloud