summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/SystemZ/SystemZSubtarget.h
Commit message (Expand)AuthorAgeFilesLines
* [SystemZ] Add support for new cpu architecture - arch13Ulrich Weigand2019-07-121-0/+30
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [SystemZ] New CL option to enable subreg livenessJonas Paulsson2018-08-151-0/+3
* Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie2017-11-171-1/+1
* [SystemZ] Enable machine scheduler.Jonas Paulsson2017-10-061-0/+5
* [SystemZ] Add support for IBM z14 processor (1/3)Ulrich Weigand2017-07-171-0/+34
* [SystemZ] Add all remaining instructionsUlrich Weigand2017-06-301-0/+15
* Sort the remaining #include lines in include/... and lib/....Chandler Carruth2017-06-061-1/+1
* [SystemZ] Add decimal floating-point instructionsUlrich Weigand2017-05-301-0/+8
* [SystemZ] Add crypto instructionsUlrich Weigand2017-05-101-0/+10
* [SystemZ] Support execution hint instructionsUlrich Weigand2016-11-281-0/+4
* [SystemZ] Support load-and-trap instructionsUlrich Weigand2016-11-281-0/+4
* [SystemZ] Improve use of conditional instructionsUlrich Weigand2016-11-281-0/+3
* [SystemZ] Support load-and-zero-rightmost-byte facilityUlrich Weigand2016-11-111-0/+6
* [SystemZ] Recognize Load On Condition Immediate (LOCHI/LOGHI) opportunitiesZhan Jun Liau2016-07-111-0/+4
* Move shouldAssumeDSOLocal to Target.Rafael Espindola2016-06-271-2/+1
* Rename TargetSelectionDAGInfo into SelectionDAGTargetInfo and move it to Code...Benjamin Kramer2016-01-271-1/+1
* Replace string GNU Triples with llvm::Triple in MCSubtargetInfo and create*MC...Daniel Sanders2015-06-101-1/+1
* [SystemZ] Add z13 vector facility and MC supportUlrich Weigand2015-05-051-0/+4
* [SystemZ] Support transactional execution on zEC12Ulrich Weigand2015-04-011-0/+8
* [SystemZ] Support RISBGN instruction on zEC12Ulrich Weigand2015-03-311-0/+6
* [SystemZ] Use POPCNT instruction on z196Ulrich Weigand2015-03-311-0/+4
* Move DataLayout back to the TargetMachine from TargetSubtargetInfoEric Christopher2015-01-261-2/+0
* Canonicalize header guards into a common format.Benjamin Kramer2014-08-131-2/+2
* Remove the TargetMachine forwards for TargetSubtargetInfo basedEric Christopher2014-08-041-6/+12
* Move the subtarget dependent features from SystemZTargetMachineEric Christopher2014-07-011-2/+24
* [SystemZ] Remove "virtual" from override methodsRichard Sandiford2014-03-061-1/+1
* Switch all uses of LLVM_OVERRIDE to just use 'override' directly.Craig Topper2014-03-021-1/+1
* [SystemZ] Add MC support for interlocked-access 1 instructionsRichard Sandiford2013-12-241-0/+4
* Add TargetLowering::prepareVolatileOrAtomicLoadRichard Sandiford2013-12-101-0/+4
* [weak vtables] Remove a bunch of weak vtablesJuergen Ributzka2013-11-191-0/+1
* Revert r194865 and r194874.Alexey Samsonov2013-11-181-1/+0
* [weak vtables] Remove a bunch of weak vtablesJuergen Ributzka2013-11-151-0/+1
* [SystemZ] Set usaAA to trueRichard Sandiford2013-10-281-0/+3
* [SystemZ] Add FI[EDX]BRARichard Sandiford2013-08-211-0/+4
* [SystemZ] Add RISBLG and RISBHG instruction definitionsRichard Sandiford2013-07-311-0/+4
* [SystemZ] Add STOC and STOCGRichard Sandiford2013-07-251-0/+4
* [SystemZ] Start adding z196 and zEC12 supportRichard Sandiford2013-07-191-0/+6
* [SystemZ] Add back endUlrich Weigand2013-05-061-0/+48
* Remove the SystemZ backend.Dan Gohman2011-10-241-48/+0
* Compute feature bits at time of MCSubtargetInfo initialization.Evan Cheng2011-07-071-1/+2
* Rename XXXGenSubtarget.inc to XXXGenSubtargetInfo.inc for consistency.Evan Cheng2011-07-011-1/+1
* Rename TargetSubtarget to TargetSubtargetInfo for consistency.Evan Cheng2011-07-011-2/+2
* - Added MCSubtargetInfo to capture subtarget features and schedulingEvan Cheng2011-07-011-2/+4
* Fix the ridiculous SubtargetFeatures API where it implicitly expects CPU name toEvan Cheng2011-06-301-3/+3
* Normalize Subtarget constructors to take a target triple string instead ofDaniel Dunbar2009-08-021-5/+3
* Implement 'large' PIC modelAnton Korobeynikov2009-07-161-0/+4
* Add z9 and z10 target processors. Mark z10-only instructions as such.Anton Korobeynikov2009-07-161-3/+6
* Unbreak due to mainline api changeAnton Korobeynikov2009-07-161-1/+1
* Let's start another backend :)Anton Korobeynikov2009-07-161-0/+40
OpenPOWER on IntegriCloud